Wireless PHY RTL Engineer: Low-Power SoC Design

Apple

Irvine (CA)

On-site

USD 139,500 - 258,100

Full time

14 days+
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Comprehensive medical and dental coverage
Retirement benefits
Educational reimbursement

Job summary

A leading technology company is seeking a skilled professional to join its wireless silicon development team. The role involves the design of signal processing for wireless communication SoCs, requiring a Bachelor's degree and 3+ years experience. Key responsibilities include RTL coding, supporting backend activities, and collaboration throughout the silicon bring-up process. Preferred qualifications include familiarity with UVM DV environments and solid understanding of wireless standards. This position offers competitive compensation, benefits, and an inclusive work environment.

Qualifications

  • 3+ years of relevant industry experience.
  • Experience with wireless communications protocols.
  • Proficiency in RTL logic design and DV support.

Responsibilities

  • Perform RTL coding and verification for PHY modem development.
  • Support backend activities by reviewing reports.
  • Participate in the pre- and post-silicon bring-up process.

Skills

DSP fundamentals
Digital Communications
RTL Design
Bit-true cycle-accurate verifications
Power management with multiple power domains
Team collaboration
Excellent communication skills

Education

Bachelor's degree

Tools

MATLAB/C
FPGA

Job description

A leading technology company is seeking a skilled professional to join its wireless silicon development team. The role involves the design of signal processing for wireless communication SoCs, requiring a Bachelor's degree and 3+ years experience. Key responsibilities include RTL coding, supporting backend activities, and collaboration throughout the silicon bring-up process. Preferred qualifications include familiarity with UVM DV environments and solid understanding of wireless standards. This position offers competitive compensation, benefits, and an inclusive work environment.
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Wireless SoC Systems Engineer for High-Performance RF
Wireless SoC Systems Engineer for High-Performance RF

Apple • Los Angeles (CA)

On-site
USD 171,600 - 302,200
Comprehensive medical and dental coverage
Retirement benefits
Tuition reimbursement
+1
Senior Wireless SoC Architect & RTL Engineer
Senior Wireless SoC Architect & RTL Engineer

Apple • San Diego (CA)

On-site
USD 171,600 - 302,200
Comprehensive medical coverage
Retirement benefits
Discounted products
Senior Wireless SoC Design Engineer (Low-Power)
Senior Wireless SoC Design Engineer (Low-Power)

Microchip Technology Inc • Chandler (AZ)

On-site
USD 91,000 - 232,000
Competitive base pay
Restricted stock units
Quarterly bonus payments
+3
Senior Wireless Communications Systems Engineer
Senior Wireless Communications Systems Engineer

FHLB Des Moines • Irvine (CA)

On-site
USD 75,000 - 232,000
Health benefits day one
ESPP program
Quarterly bonuses
Staff Design Engineer [Low Power]
Staff Design Engineer [Low Power]

Anysilicon • Santa Clara (CA)

On-site
USD 120,000 - 150,000
Senior CPU Power Management RTL Architect
Senior CPU Power Management RTL Architect

Apple Inc. • Beaverton (OR)

On-site
USD 130,000 - 160,000
PHY RTL Design Engineer
PHY RTL Design Engineer

Apple • Irvine (CA)

On-site
USD 139,500 - 258,100
Comprehensive medical and dental coverage
Retirement benefits
Educational reimbursement
Wireless ASIC Design Engineer (DSP/RTL)
Wireless ASIC Design Engineer (DSP/RTL)

Anysilicon • San Diego (CA)

Hybrid
USD 110,000 - 160,000
Lead Physical Design Engineer: RTL-to-GDS for Low-Power SoCs
Lead Physical Design Engineer: RTL-to-GDS for Low-Power SoCs

InnoPhase IoT, Inc. • San Diego (CA)

On-site
USD 150,000 - 190,000
Principal FPGA Engineer — RTL/DSP for Wireless MIMO, Hybrid
Principal FPGA Engineer — RTL/DSP for Wireless MIMO, Hybrid

Silvus Technologies • Los Angeles (CA)

Hybrid
USD 175,000 - 225,000
Incentive Bonus Plans
Medical, Dental, Vision benefits
401K with Company Match
+3