Validation Engineering Lead

Powerlattice Technologies Inc

Chandler (AZ)

On-site

USD 140,000 - 190,000

Full time

2 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Stock option grant
Comprehensive benefits package

Job summary

Powerlattice Technologies Inc is seeking a Validation Engineering Lead to oversee the lab evaluation of chiplet power converters for AI and advanced computing. You will lead test setup, automation, debugging and reporting of results to the team, while guiding the broader validation effort.

The role requires onsite work in Chandler, AZ, with senior IC validation experience and a track record delivering complex validation plans, including silicon bring-up and post-silicon debugging.

Qualifications

  • Bachelor's or master's degree in electrical or computer engineering.
  • 10+ years of experience validating ICs.
  • Proven track record delivering validation plans.
  • Proven track record completing validation plans with complex products.

Responsibilities

  • Develop laboratory validation plans for products.
  • Create automated tests to align with validation plans.
  • Setup lab hardware to complete testing.
  • Debug hardware and lab test setups to complete testing.
  • Debug Powerlattice product during validation and communicate issues to the team.
  • Assist scheduling team to create project schedules.
  • Document test results and communicate to the team.
  • Complete validation to align with schedules.
  • Lead and guide other team members as needed to complete validation.

Skills

Python scripting
Lab automation
Debugging
Leadership
Communication

Education

B.S./M.S. in Electrical/Computer Engineering

Tools

Oscilloscopes
Power supplies
Meters

Job description

About Us

Powerlattice is a well-funded semiconductor start-up company backed by well-known large Silicon Valley VCs. The company is working on the industry's groundbreaking chiplet solution for a fundamental shift in how high-performance chips get powered, paving the way for the next generation of AI and advanced computing.

Reports To

Head of Engineering

About The Role

We are seeking a highly skilled and hands-on Validation Engineering Lead to manage laboratory evaluation of chiplet power converters for AI and advanced computing. This involves test setup and automation, debugging, testing, and communication of results to the team. Giving leadership and guidance to the broader team is also necessary.

Key Responsibilities
  • Develop laboratory validation plans for products
  • Create automated tests to align with validation plans
  • Setup lab hardware to complete testing
  • Debug hardware and lab test setups to complete testing
  • Debug Powerlattice product during validation and communicate discovered issues to the team
  • Assist scheduling team to create schedules for projects
  • Document test results and communicate to the team
  • Complete validation to align with schedules
  • Lead and guide other team members as needed to complete validation
Qualifications

This is an onsite role requiring 5 days a week onsite at our Chandler, AZ office.

While we are primarily seeking candidates in Chandler, remote flexibility may be considered for exceptional candidates in Silicon Valley, CA.

  • Bachelor's or master's degree in electrical engineering, Computer Engineering, or related field
  • 10+ years of experience in validation of Integrated Circuits
  • Proven track record of delivering validation plans
  • Proven track record of completing validation plans with complex products
  • Strong expertise with:
  • Python scripting for lab automation
  • Laboratory electronics equipment like power supplies, oscilloscopes, meters, etc.
  • Ability to communicate validation plans, problems, results and propose solutions
  • Strong debugging and problem-solving skills
  • Leadership of validation projects with top-tier electronics companies
  • Experience with silicon bring-up and post-silicon debug
Compensation & Benefits
  • Competitive base salary DOE
  • Stock option grant
  • Comprehensive benefits package including health, dental, vision, and 401(k)
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Validation Engineering Lead
Validation Engineering Lead

PowerLattice Technologies Inc. • Chandler (AZ), Northern (KY)

Hybrid
USD 140,000 - 190,000
Stock option grant
Comprehensive benefits package
Validation Engineering Lead: Lab Automation & IC Bring-Up
Validation Engineering Lead: Lab Automation & IC Bring-Up

Powerlattice Technologies Inc • Chandler (AZ)

On-site
USD 140,000 - 190,000
Stock option grant
Comprehensive benefits package
Lead IC Validation Engineer — Power & AI Chips
Lead IC Validation Engineer — Power & AI Chips

PowerLattice Technologies Inc. • Chandler (AZ), Northern (KY)

Hybrid
USD 140,000 - 190,000
Stock option grant
Comprehensive benefits package
Field Applications Engineer - Power Delivery
Field Applications Engineer - Power Delivery

Powerlattice Technologies Inc. • Chandler (AZ)

Hybrid
USD 150,000 - 225,000
Stock option grant
Health, dental, vision, and 401(k)
Sr. Field Applications Engineer - Power Delivery
Sr. Field Applications Engineer - Power Delivery

Powerlattice Technologies Inc • Chandler (AZ)

Hybrid
USD 150,000 - 225,000
Stock options
Benefits package
Sr. Field Applications Engineer - Power Delivery
Sr. Field Applications Engineer - Power Delivery

Powerlattice Technologies Inc. • Chandler (AZ)

Hybrid
USD 150,000 - 225,000
Stock options
Benefits package including health, 401
Silicon Bring-Up & Validation Senior Engineer – Next-Gen FPGA
Silicon Bring-Up & Validation Senior Engineer – Next-Gen FPGA

Lattice Semiconductor • San Jose (CA)

On-site
USD 100,000 - 130,000
Competitive compensation
Equity
Benefits
+1
Silicon Validation Tech Lead – Next-Gen FPGA
Silicon Validation Tech Lead – Next-Gen FPGA

Lattice Semiconductor • San Jose (CA)

On-site
USD 150,000 - 180,000
Competitive compensation
Equity
Benefits
+1
Technical Program Manager
Technical Program Manager

Powerlattice Technologies Inc. • Vancouver (WA)

On-site
USD 130,000 - 150,000
Stock option grant
Comprehensive benefits package
Senior Digital Design Engineer
Senior Digital Design Engineer

Powerlattice Technologies Inc • Chandler (AZ)

Hybrid
USD 150,000 - 200,000
Stock option grant
Health, dental, vision
401(k)