Technical Program Manager

Powerlattice Technologies Inc.

Vancouver (WA)

Hybrid

USD 130,000 - 150,000

Full time

4 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Stock option grant
Comprehensive benefits package

Job summary

Powerlattice Technologies Inc. in Vancouver, WA is seeking an experienced Technical Program Manager to drive execution of complex silicon IC and hardware development programs from concept through production.

You will partner with engineering, operations, supply chain, and external vendors to ensure timely delivery of high‑quality products on aggressive schedules while leading cross‑functional teams and managing risks across design, verification, and manufacturing.

Qualifications

  • 8+ years in semiconductor/hardware program management.
  • Bachelor’s degree in Engineering, CS, or related field.
  • Strong understanding of silicon IC development flows including architecture, design, verification, tapeout, bring-up, and production.
  • Experience coordinating with third-party vendors, design partners, manufacturing partners.
  • Excellent communication, leadership, and stakeholder management.

Responsibilities

  • Manage end-to-end engineering programs for silicon IC and hardware development projects from planning through production release.
  • Drive cross-functional execution across ASIC/SoC design, verification, physical design, firmware, hardware, validation, operations, and manufacturing teams.
  • Develop and maintain program schedules, milestones, dependencies, resource plans, and risk assessments.
  • Coordinate closely with third-party vendors, design partners, contractors, and manufacturing suppliers to ensure deliverables meet schedule, quality, and cost targets.
  • Track critical path items and proactively identify and resolve program risks, bottlenecks, and execution gaps.
  • Drive alignment between engineering teams and external partners on priorities, schedules, deliverables, and issue resolution.
  • Perform regular program reviews, status meetings, and executive updates.
  • Manage silicon development milestones including RTL release, tape-out, package development, board bring-up, validation, and production readiness.
  • Coordinate hardware development activities including PCB design, prototype builds, lab validation, and system integration.
  • Support engineering change management, issue tracking, and escalation management processes.
  • Ensure effective communication and coordination across geographically distributed teams and external vendors.
  • Drive continuous improvement in program management processes, execution methodologies, and operational efficiency.

Skills

Project planning
Schedule management
Leadership
Stakeholder management
Vendor coordination
Communication

Education

Bachelor's degree in Engineering/CS

Tools

Jira
Confluence
Smartsheet
MS Project

Job description

Technical Program Manager
Reports To: CEO
Company Overview

Powerlattice is a well-funded semiconductor start-up company backed by well-known large Silicon Valley VCs. The company is working on the industry’s groundbreaking chiplet solution for a fundamental shift in how high-performance chips get powered, paving the way for the next generation of AI and advanced computing.

About the Role

We are seeking an experienced Technical Program Manager to drive execution of complex silicon IC and hardware development programs from concept through production. This role will partner closely with engineering, operations, supply chain, and external vendors to ensure successful delivery of high-quality products on aggressive schedules.

Key Responsibilities
  • Management of end-to-end engineering programs for silicon IC and hardware development projects from planning through production release.

  • Drive cross-functional execution across ASIC/SoC design, verification, physical design, firmware, hardware, validation, operations, and manufacturing teams.

  • Develop and maintain program schedules, milestones, dependencies, resource plans, and risk assessments.

  • Coordinate closely with third-party vendors, design partners, contractors, and manufacturing suppliers to ensure deliverables meet schedule, quality, and cost targets.

  • Track critical path items and proactively identify and resolve program risks, bottlenecks, and execution gaps.

  • Drive alignment between engineering teams and external partners on priorities, schedules, deliverables, and issue resolution.

  • Perform regular program reviews, status meetings, and executive updates.

  • Manage silicon development milestones including specification freeze, RTL release, tape-out, package development, board bring-up, validation, and production readiness.

  • Coordinate hardware development activities including PCB design, prototype builds, lab validation, and system integration.

  • Support engineering change management, issue tracking, and escalation management processes.

  • Ensure effective communication and coordination across geographically distributed teams and external vendors.

  • Drive continuous improvement in program management processes, execution methodologies, and operational efficiency.

Qualifications

This is a Hybrid role requiring 3 days a week onsite at our HQ’s in Vancouver, WA (Greater Portland Area). While we are primarily seeking candidates in HQ-Vancouver, remote flexibility may be considered for exceptional candidates in Chandler, AZ.

  • Bachelor’s degree in Engineering, Computer Science, or related technical field.

  • 8+ years of program management experience in semiconductor, ASIC/SoC, or hardware product development environments.

  • Strong understanding of silicon IC development flows including architecture, design, verification, physical design, tapeout, bring-up, and production.

  • Experience managing hardware development programs including PCB/system development and validation activities.

  • Proven experience coordinating and driving execution with third-party vendors, design houses, manufacturing partners, and suppliers.

  • Strong project planning and schedule management skills with the ability to manage complex cross-functional dependencies.

  • Experience managing aggressive development schedules and multiple concurrent deliverables.

  • Strong risk management, problem-solving, and decision-making skills.

  • Excellent communication, leadership, and stakeholder management abilities.

Experience using program management and collaboration tools such as Jira, Confluence, Smartsheet, MS Project, or equivalent.

Preferred Qualifications
  • Experience managing mixed-signal SoC or high-performance silicon development programs.

  • Familiarity with semiconductor manufacturing, packaging, test, and supply chain operations.

  • Experience supporting silicon bring-up, validation, and production ramp activities.

Compensation & Benefits

Anticipated annual base salary for Member of Technical Staff: $130,000 - $150,000

  • Stock option grant

  • Comprehensive benefits package including health, dental, vision, and 401(k)

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Technical Program Management Lead (Member of Technical Staff)
Technical Program Management Lead (Member of Technical Staff)

Powerlattice Technologies Inc. • Vancouver (WA)

Hybrid
USD 160,000 - 190,000
Stock option grant
Comprehensive benefits: health, dental
Senior Digital Design Engineer
Senior Digital Design Engineer

Powerlattice Technologies Inc • Chandler (AZ)

Hybrid
USD 150,000 - 200,000
Stock option grant
Health, dental, vision
401(k)
Senior Digital Design Engineer
Senior Digital Design Engineer

Powerlattice Technologies Inc. • Chandler (AZ)

Hybrid
USD 150,000 - 200,000
Stock option grant
Health, dental, vision, and 401(k)
Semiconductor Technical Program Manager: Hardware & ASIC
Semiconductor Technical Program Manager: Hardware & ASIC

Powerlattice Technologies Inc. • Vancouver (WA)

Hybrid
USD 130,000 - 150,000
Stock option grant
Comprehensive benefits package
Sr. Field Applications Engineer - Power Delivery
Sr. Field Applications Engineer - Power Delivery

Powerlattice Technologies Inc. • Palo Alto (CA)

Hybrid
USD 150,000 - 225,000
Stock option grant
Comprehensive benefits package
Technical Program Manager (ASIC/SoC Design)
Technical Program Manager (ASIC/SoC Design)

CoAsia SEMI USA • San Jose (CA)

On-site
USD 120,000 - 150,000
Medical, Dental, and Vision Coverage
401(k) Retirement Plan with Company Matching
Paid Time Off (PTO)
+3
Sr. Field Applications Engineer - Power Delivery
Sr. Field Applications Engineer - Power Delivery

Powerlattice Technologies Inc • Chandler (AZ)

Hybrid
USD 150,000 - 225,000
Stock options
Benefits package
Senior/Staff Analog IC Design Engineer
Senior/Staff Analog IC Design Engineer

PowerLattice • Chandler (AZ), Vancouver (WA)

Hybrid
USD 150,000 - 200,000
Stock option grant
Health, dental, vision, and 401(k)
Hardware Technical Program Manager
Hardware Technical Program Manager

Efficient Computer • San Francisco (CA)

On-site
USD 200,000 - 240,000
401K match
Equity program
Paid parental leave
+1
Sr. Field Applications Engineer - Power Delivery
Sr. Field Applications Engineer - Power Delivery

Powerlattice Technologies Inc. • Chandler (AZ)

Hybrid
USD 150,000 - 225,000
Stock options
Benefits package including health, 401