TPU Design Engineer, Silicon

Google Inc.

Mountain View (CA)

On-site

USD 118,000 - 197,000

Full time

2 days ago
Be an early applicant
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Google is seeking a hardware design engineer to advance custom silicon for our direct-to-consumer products in Mountain View, CA. You will help deliver high-performance, energy-efficient hardware with tight integration across the Google AI, Software, and Hardware teams.

The role emphasizes RTL design, digital logic, and collaboration with verification and silicon teams. A BS is required; a Master/PhD is preferred. In-person interviews are common; Mountain View, CA, USA is a preferred location.

Qualifications

  • BS in EE/CE/CS or related field, or equivalent practical experience.
  • 4 years of experience with digital logic design principles, RTL design concepts, and languages such as Verilog or SystemVerilog.
  • Experience with logic synthesis techniques to optimize RTL code, performance and power as well as low-power design techniques.

Responsibilities

  • Use simulation/emulation/power analysis tools to ensure power and performance meet defined specifications.
  • Develop, implement, and maintain design blocks or components/part of a hardware product, and integrate design blocks or components/parts to create product subsystems.
  • Engage with Verification and Silicon Validation teams to ensure functionality of the design.
  • Provide input on synthesis, timing closure, and Physical Design of digital blocks.
  • Take a leadership role on technical project teams and set technical direction.

Skills

Digital logic design
RTL design concepts
Verilog
SystemVerilog
Logic synthesis

Education

Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field
Master's or PhD in Electrical Engineering, Computer Engineering or Computer Science

Job description

Apply

info_outline

info_outline X In most instances, this position requires in-person interviews as part of the hiring process.Note: By applying to this position you will have an opportunity to share your preferred working location from the following: Mountain View, CA, USA; San Diego, CA, USA.

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience
  • 4 years of experience with digital logic design principles, RTL design concepts, and languages such as Verilog or SystemVerilog.
  • Experience with logic synthesis techniques to optimize RTL code, performance and power as well as low-power design techniques.
Preferred qualifications:
  • Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
  • Knowledge of accelerators (e.g., Machine Learning or GPUs) or similar high performance designs.
About the job

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

About the job

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

US: $138000 - $197000 (USD) + 15% bonus target + equity + benefits

Learn more about benefits at Google .

  • Use simulation/emulation/power analysis tools and techniques to ensure power and performance meet defined specifications.
  • Develop, implement, and maintain design blocks or components/part of a hardware product, and integrate design blocks or components/parts to create product subsystems.
  • Engage with Verification and Silicon Validation teams to ensure functionality of the design
  • Provide input on synthesis, timing closure, and Physical Design of digital blocks
  • Take a leadership role on technical project teams and set technical direction.

Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy , Know your rights: workplace discrimination is illegal , Belonging at Google , and How we hire .

Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.

To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.

Equity is granted exclusively and discretionarily by Alphabet Inc. on the basis of an agreement concluded between you and Alphabet Inc. Alphabet Inc. is your sole contractual partner with respect to equity grants. GSU grants are not guaranteed, are discretionary, are subject to approval by the Alphabet Inc. board of directors or its delegate, the terms of the relevant Alphabet Inc. stock plan, and your grant agreement. They have no impact on statutory payments. Current or past grants do not confer an acquired right.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

TPU Design Engineer, Silicon
TPU Design Engineer, Silicon

Google • San Diego (CA)

On-site
USD 138,000 - 197,000
Bonus target
Equity
Benefits
TPU Design Engineer, Silicon
TPU Design Engineer, Silicon

Google • Mountain View (CA)

On-site
USD 138,000 - 197,000
RTL Design Engineer, TPU Compute
RTL Design Engineer, TPU Compute

Google Inc. • Austin (TX)

Hybrid
USD 138,000 - 197,000
Equity
Benefits
Senior CPU Physical Design Engineer
Senior CPU Physical Design Engineer

Google Inc. • Austin (TX), Mountain View (CA)

On-site
USD 163,000 - 236,000
Senior RTL Design Engineer, TPU Compute
Senior RTL Design Engineer, TPU Compute

Google • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
Physical Design Lead, ASIC
Physical Design Lead, ASIC

Google LLC • Sunnyvale (CA)

On-site
USD 192,000 - 278,000
RTL Design Engineer, Machine Learning Accelerators
RTL Design Engineer, Machine Learning Accelerators

Google Inc. • Sunnyvale (CA)

On-site
USD 138,000 - 197,000
Equity
Bonus target
Silicon Design Manager, RTL Machine Learning, Accelerator Design
Silicon Design Manager, RTL Machine Learning, Accelerator Design

Google LLC • Sunnyvale (CA)

On-site
USD 192,000 - 278,000
Equity
Bonus target (20%)
Benefits package
Silicon Design Manager, RTL Machine Learning, Accelerator Design
Silicon Design Manager, RTL Machine Learning, Accelerator Design

Google Inc. • Sunnyvale (CA)

On-site
USD 192,000 - 278,000
Equity grants
Senior RTL Design Engineer, TPU
Senior RTL Design Engineer, TPU

Google • Sunnyvale (CA)

On-site
USD 163,000 - 237,000
15% bonus target
equity
comprehensive benefits