Systems Power Integrity Engineer - Apple Mac

Apple Inc.; Cupertino (CA); On-site; USD 120,000 - 190,000; Full time

Job summary

Apple Inc.’s Mac organization is seeking a Systems Power Integrity Engineer to support PDN design, analysis and validation for Mac and Accessory products. You will develop impedance targets, perform transient droop and stability analyses, and verify power integrity with lab measurements.

You will collaborate with silicon, packaging and HW validation teams, guide layout strategies, and develop test suites to evaluate design margins across power domains throughout the product lifecycle.

Qualifications

• M.S. degree with 4–7 years relevant work experience.
• Proven technical understanding of power supply architectures covering voltage regulator technologies, PDN modeling, PCB design practices and trade-offs.
• Skills with tools for 2.5D/3D full-wave and quasi-static analysis (PowerSI, SIWave, HFSS, etc.).
• Experience with transient droop analysis using SPICE-like models (HSPICE, Spectre, AMS, Simplis).
• Understanding of die-package-board PDN co-design constraints.

Responsibilities

• Support system-level PDN design, analysis and validation for Mac and Accessory products.
• Develop impedance targets, transient droop, and phase-margin/stability analyses.
• Collaborate with silicon, packaging, HW validation, and system teams on component selections and layout guidelines.
• Create test suites for system-level validation across power domains.

Skills

PDN design

Power integrity

HSPICE/Spectre

Cadence tools

Programming (Python/MATLAB)

Cross-functional collaboration

Education

M.S. degree in a relevant field

Tools

PowerSI

SIWave

Sentinel-PI

nSys

HFSS

nWave

Q3D

nApex

Job description

Systems Power Integrity Engineer - Apple Mac

The Mac organization is looking for an outstanding engineer to support the system-level Power Distribution Network (PDN) design, analysis and validation aspects of Mac and Accessory products development. You should have deep knowledge and familiarity with power delivery network design, analysis and validation methods. You will work with multi-functional teams design and implement a power supply network solution, develop and validate impedance and droop targets, and verify the quality of the power supply using lab and in-situ silicon measurements.

Description

The role involves pathfinding studies in silicon development phase where feedback is provided to silicon and packaging team on system integration tradeoffs. Ability to complete target impedance analysis, transient voltage droop and phase margin/stability analysis is required. The candidate is expected to guide and work closely with the system team on the component selections, for optimum power solutions with high and low load transient, at different performance state. The candidate is expected to work closely with System Design teams to provide detailed layout strategy and guidelines during design execution phase. The candidate is also expected to work with HW Validation teams to develop test-suites to perform system-level validation for evaluation of design margins on the power domains. The roll includes the power integrity support throughout the product design process which can include system pathfinding and verification stages, and characterization reviews with continuing guidance through production and ramp.

Minimum Qualifications

• M.S Degree with 4~7 years relevant work experience.
• You must have proven technical understanding of power supply architectures covering voltage regulator technologies, power distribution network (PDN) modeling, PCB design practices and trade-offs for PDN design and optimization.
• Skills with associated tools for 2.5D (PowerSI, SIWave, Sentinel-PI, nSys), 3D Full wave (HFSS, nWave), quasi-static tools (Q3D, nApex) is required.
• Relevant proven understanding of HSPICE, Spectre, AMS, and Simplis models for system-level transient droop analysis is also vital.
• Understanding of die-package-board power delivery network co-design constraints and tradeoffs.
• Ability to work with multiple cross-functional teams to make the right trade-offs on the system performance is a must.

Preferred Qualifications

• PhD with minimum 3-4 years experience.
• You should have a good understanding of multi-phase of Buck/Boost converter and LDO design principles, operating modes, and system integration care-about.
• Deep Experience in CPM (Chip-Power-Model) usage for system transient analysis is an added benefit.
• Hands-on experiences on package or board layout with Cadence tools is a plus. The candidate with this skill is expected to perform proof of concept layout study with Cadence tools.
• Experience with Python, MATLAB or other programming languages is desired.
• Excellent documentation and communication skills, ability to work independently and interest to mentor as well as demonstrated ability to innovate are required.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.

Learn about accessibility in Apple’s workplace

Learn about reasonable accommodations for job applicants