5 days ago Be among the first 25 applicants
Get AI-powered advice on this job and more exclusive features.
- Provide technical leadership in Formal Verification
- Propose, implement and evangelize the Formal Verification Methodology to be used across the group, both at the top level and at the block level
- Work with Architecture and Design team to come up with Formal driven specification and implementation
- Define formal verification scope, develop abstraction strategies, create formal environment and close coverage with targeted Formal Verification Techniques at IP, Subsystem and SoC level
- Build reusable/scalable environments for Formal Verification and deploying the tools
- Evaluate and recommend EDA solutions for Formal Verification
- Provide training for internal teams and mentoring engineers related to Formal Verification Technology
Minimum Qualifications:
- 5+ years of experience in RTL Design/Verification area including 3+ years of experience in Formal Verification
- Excellent understanding of formal verification methodologies, complexity reduction techniques and abstraction techniques
- Strong analytical skills to craft Client and creative solutions to tackle industry-level complex designs
- Fluency in hardware description languages, such as SystemVerilog and SVA
- Proficiency in scripting languages such as Python, Perl, or Tcl
- Excellent communication skills to ensure effective collaboration with cross functional teams
- Knowledge of Formal verification applications including Datapath, sequential equivalence, Xprop, Clock Gating, connectivity etc.
- Experience with JasperGold or VC-Formal
- Experience with simulators and waveform debugging tools
Preferred Qualifications:
- Experience in formal property verification of complex compute blocks like DSP, CPU, GPU or HW accelerators
- Experience with complex SoCs
- Formal verification expertise in clock domain crossing, IP-XACT based register verification and low power
- Experience with development of fully automated flows from specification to fully verified designs
- Ability to quickly understand and interpret specifications and extract design behaviors/properties.
Please feel free to reach out if you have any further questions at simran.gill@thecloudmantra.com.
Seniority level
Seniority level
Mid-Senior level
Employment type
Job function
Job function
Quality AssuranceIndustries
Business Consulting and Services
Referrals increase your chances of interviewing at CloudMantra by 2x
Sign in to set job alerts for “System Verification Engineer” roles.
CPU Functional Verification Engineer, Silicon, University Graduate
Systems Engineer - CONOPS & Mission Operations
Pleasanton, CA $112,000.00-$224,000.00 1 month ago
Santa Clara, CA $175,000.00-$200,000.00 2 months ago
Mountain View, CA $130,000.00-$145,000.00 3 weeks ago
CPU Verification Engineer (Multiple Locations)
San Francisco Bay Area $130,000.00-$160,000.00 2 weeks ago
Software Development Verification Engineer
Mountain View, CA $110,000.00-$173,000.00 3 weeks ago
San Jose, CA $98,400.00-$142,800.00 1 week ago
Sunnyvale, CA $114,000.00-$166,000.00 1 week ago
Mountain View, CA $217,565.00-$260,000.00 2 weeks ago
We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.