System IP Design Verification Engineer

Ursus, Inc.; Austin (TX); On-site; USD 100,000 - 125,000; Full time

Job summary

A leading company in the electronics sector is seeking a System IP Design Verification Engineer in Austin, TX. The role involves hands-on verification of System IP, including interconnects and caches. Ideal candidates will have extensive experience in design verification and coding skills in Testbench and System Verilog. This is a contract position with competitive pay, offering a chance to work on cutting-edge technology.

Qualifications

• 12+ years industry experience in a design verification role.
• Expert hands-on coding skills in Testbench, Stimulus, and checkers development.

Responsibilities

• Architecting and building reusable test benches from scratch.
• Creating test plans and working with designers to resolve spec issues.
• Debugging and root causing functional fails from regressions.

Skills

Design Verification

Communication

Testbench

System Verilog

Python

Education

PhD in Electrical or Computer Engineering

MS in Electrical or Computer Engineering

BS in Electrical or Computer Engineering

Tools

Git

Unix

Perl

Job description

3 days ago Be among the first 25 applicants

Get AI-powered advice on this job and more exclusive features.

JOB TITLE: System IP Design Verification Engineer
LOCATION: Onsite in Austin, TX or San Jose, CA
DURATION: 6+ months
PAY RANGE: $90-100/hour

TOP 3 SKILLS:

• PhD/MS/BS in Electrical or Computer Engineering
• 12+ years industry experience in a design verification role
• Expert hands-on coding skills in Testbench, Stimulus, checkers development, and coverage closure.
  

COMPANY:
Our client, a multinational electronics company is recruiting for a System IP Design Verification Engineer. If you meet the qualifications listed, please Apply Now!

Description:
Our company is a world leader in Memory, LCD, and System LSI technologies that has the vision and commitment to invest in the future of technology - demonstrated by the B investment in the new 3nm Fab in Texas and the commitment to invest in dramatically expanding design activities across GPU, System IP, and SoC Architecture.

We are currently looking for exceptional hardware verification engineers to join our System IP team in our Austin, TX, R & D Center and our Advanced Computing Lab in San Jose, CA. The system IP team develops proprietary coherent interconnect and memory controller IPs deployed in many high-volume products.

Job Description
As a Senior Staff System IP Design Verification Contractor, you will contribute to the functional verification of System IP including coherent interconnect and caches. This is a technical individual contributor role with heavily involved hands-on project execution. A strong background in Design Verification and hands-on experience with both block-level and top-level is required to be successful in this role.

Key responsibilities include:

• Architecting and building re-usable test benches right from scratch
• Proposing and driving best practices/methodologies/automation that can improve productivity
• Owning key features and timely execution of tasks as per milestones
• Experience with GLS [gate level simulation]
• Creating test plans as per spec and presenting to various stakeholders
• Working with designers to resolve any spec issues
• Creating test benches, verification environments, stimulus, tests
• Collaborating with designers to verify the correctness of a design feature, and resolve fails
• Developing assertions, checkers, covergroups, Systemverilog constraints
• Debugging and root causing functional fails from regressions
• Analyzing code and functional coverage results, performing gap analysis
• Working with SoC team to debug functional fails during IP bringup and feature execution
• Collaborating with Physical design teams, running and debugging gate-level simulations
• Collaborating with Performance verification teams to help with co-sim TB bringup
• Bringup power-aware verification with UPF
• Helping with Silicon bringup and root causing fails
  

Requirements:
Minimum requirements:

• Phd/MS/BS in Electrical or Computer Engineering
• 12+ years industry experience in a design verification role
• Expert hands-on coding skills in Testbench, Stimulus, checkers development, coverage closure.
• Experience with System Verilog, UVM or equivalent
• Knowledge of ARM protocols or equivalent protocols - CHI, AXI, ACElite, APB • Experience with Git version control, Unix/Perl/Python scripting
• Good written and verbal communication skills
• Experience with GLS, power vector generation

Nice-to-have skills:

• Formal verification skills will be a plus
• Combined experience with coherent interconnect, caches and LPDDR memory controllers will be a plus
  

IND 123

Seniority level

• Seniority level

  Mid-Senior level

Employment type

• Employment type

  Contract

Job function

• Job function

  Engineering and Information Technology

• Industries

  Computers and Electronics Manufacturing

Referrals increase your chances of interviewing at Ursus, Inc. by 2x

Sign in to set job alerts for “System Design Engineer” roles.

Mechanical Design Engineer, LV Architecture

Mechanical Design Automation Engineer, Cathode

Product Design Engineer, In House Cell Engineering

Austin, TX $142,000.00-$203,000.00 1 week ago

Mechanical Design Engineer, Data Center Design Engineering

Mechanical Design Engineer, High Voltage Distribution

Sr. Mechanical Design Engineer, Design for Packaging

Austin, TX $114,000.00-$166,000.00 1 week ago

Austin, Texas Metropolitan Area $100,000.00-$130,000.00 4 days ago

Lead Mechanical Design Engineer, Data Center Design Engineering

Design Engineer - Hydrology & Hydraulics

Innovation Engineer, WW AMZL Innovation and Design Engineering

Austin, TX $105,600.00-$185,000.00 2 weeks ago

Design Engineer - Hydrology & Hydraulics

Austin, TX $114,000.00-$133,000.00 1 week ago

Austin, TX $212,000.00-$291,000.00 1 week ago

We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.