Static Timing Analysis Engineer

Quest Global; San Jose (CA); On-site; USD 160,000 - 220,000; Full time

Benefits offered by this job

401(k)

Dental insurance

Health insurance

Life insurance

Paid time off

Referral program

Vision insurance

Short/Long Term Disability

Job summary

Quest Global seeks an experienced STA/Timing Engineer to develop and validate timing constraints for complex SoC designs. You will work with Synopsys tools to perform synthesis, equivalency checking and STA, handling block and multi‑voltage timing closures.

You will define signoff methodologies, run QoR analyses, automate timing tasks with Tcl/Perl, and advise on clock tree synthesis for energy-efficient designs. This is an on-site role in California with strong collaboration across teams.

Qualifications

• Bachelor’s degree with 8+ years of related experience.
• Masters/PhD with relevant experience may be considered.

Responsibilities

• Develop and validate timing constraints for intricate SoC designs.
• Expertise in Synthesis, Equivalency Checking and STA.
• Must have Block Level and Multi-voltage Timing Closure experience. Top Level Timing Closure experience a plus.
• Experience with Synopsys Tools – DC/FC, Formality and PrimeTime for STA.
• Define and implement timing signoff methodologies, including process corners, derates, and uncertainties.
• Conduct pre-route timing checks and QoR analysis.
• Automate timing analysis processes using Tcl or Perl.
• Provide guidance on clock tree synthesis and optimization for energy-efficient designs.
• Ensure compliance with timing signoff checklists and criteria.

Skills

Timing constraints

Synthesis

Equivalency Checking

STA

Clock tree planning

Tcl/Perl scripting

PrimeTime

ASIC design flows

Communication

Teamwork

Education

Bachelor's degree

Tools

Synopsys DC/FC

Synopsys Formality

PrimeTime

Genus

Job description

Who We Are:

Quest Global delivers world-class end-to-end engineering solutions by leveraging our deep industry knowledge and digital expertise. By bringing together technologies and industries, alongside the contributions of diverse individuals and their areas of expertise, we are able to solve problems better, faster. This multi-dimensional approach enables us to solve the most critical and large-scale challenges across the aerospace & defense, automotive, energy, hi-tech, healthcare, medical devices, rail and semiconductor industries.

Job Requirements

Who We Are:

Quest Global delivers world-class end-to-end engineering solutions by leveraging our deep industry knowledge and digital expertise. By bringing together technologies and industries, alongside the contributions of diverse individuals and their areas of expertise, we are able to solve problems better, faster. This multi-dimensional approach enables us to solve the most critical and large-scale challenges across the aerospace & defense, automotive, energy, hi-tech, healthcare, medical devices, rail and semiconductor industries.

We are looking for humble geniuses, who believe that engineering has the potential to make the impossible possible; innovators, who are not only inspired by technology and innovation, but also perpetually driven to design, develop, and test as a trusted partner for Fortune 500 customers. As a team of remarkably diverse engineers, we recognize that what we are really engineering is a brighter future for us all. If you want to contribute to meaningful work and be part of an organization that truly believes when you win, we all win, and when you fail, we all learn, then we’re eager to hear from you. The achievers and courageous challenge-crushers we seek, have the following characteristics and skills

What You Will Do

• Develop and validate timing constraints for intricate SoC designs.
• Expertise in Synthesis, Equivalency Checking and STA
• Must have Block Level and Multi-voltage Timing Closure experience. Top Level Timing Closure experience a plus.
• Experience with Synopsys Tools – Synopsys DC/FC for Synthesis, Synopsys Formality for Equivalency Checking and Synopsys PrimeTime for STA
• Define and implement timing signoff methodologies, including process corners, derates, and uncertainties.
• Conduct pre-route timing checks and quality of results (QoR) analysis.
• Automate timing analysis processes using scripting languages such as Tcl or Perl.
• Provide guidance on clock tree synthesis and optimization for energy-efficient designs.
• Ensure compliance with timing signoff checklists and criteria.

What You Will Bring

• Experience with high-complexity silicon in advanced technology nodes.
• Familiarity with timing constraint development for hierarchical designs.
• Knowledge of clock tree planning and implementation for SoCs.
• Experience with timing ECO creation and final timing signoff.
• Proficiency in using STA tools (e.g., PrimeTime, TCM, Tempus) and scripting languages (e.g., Tcl, Perl).
• Proficiency in using synthesis tools (Genus)
• Must have Full Chip (Top Level) and Block Level and Multi-voltage Timing Closure experience.
• Debug and Fix Timing Issues
• This STA engineer needs to do Synthesis, Equivalency Checking and STA
• Good understanding of Timing Constraints, Exceptions, CTS and clock constraints, Multi-Mode Multi-Corner timing closure expertise.
• Synopsys Tools – Synopsys DC/FC for Synthesis, Synopsys Formality for Equivalency Checking and Synopsys PrimeTime for STA
• Strong understanding of ASIC design flows, including RTL and place-and-route.
• Excellent problem-solving skills and attention to detail.
• Effective communication and teamwork abilities.
• Bachelors and 8+ years of related experience; at this level post‑gradu​ce coursework may be desirable or Masters degree and 6+ years of related experience or PhD and 3+ years of related experience

Pay Range

$160,000 - $220,000

Work Requirements

This role is considered an on‑site position located in San Jose /Irvine / San Diego in California

• You must be able to commute to and from the location with your own transportation arrangements to meet the required working hours.

Benefits

Full‑time (Regular)

• 401(k)
• Dental insurance
• Health insurance
• Life insurance
• Paid time off
• Referral program
• Vision insurance
• Short/Long Term Disability