STA Engineer

Qualcomm; Santa Clara (CA); On-site; USD 153,200 - 229,800; Full time

Job summary

Qualcomm Atheros, Inc. is seeking a senior role focused on static timing analysis, synthesis, and low‑power implementation for complex WiFi SoCs.

The position requires hands‑on experience with PrimeTime, Design Compiler, Genus, and multi‑corner/multi‑mode timing closure, working with RTL, synthesis, and physical design teams in a dynamic environment. Responsibilities include driving subsystem timing closure, developing SDC constraints, and optimizing I/O budgets, while implementing AI‑driven

Qualifications

• 6–8 years of experience in ASIC/SoC STA, synthesis, and timing constraint development.
• Deep knowledge of Static Timing Analysis (STA) and timing constraints.
• Experience with MMMC timing closure, OCV/AOCV/POCV, and advanced tech nodes.
• Experience in synthesis and LEC (RTL‑to‑Netlist and Netlist‑to‑Netlist).
• Understanding SOC clocking and reset methodology and implementation.
• Scripting skills in TCL and Perl.
• Exposure to low‑implementation techniques and UPF multi‑voltage checks.
• Hands‑on with PrimeTime, Design Compiler, and Cadence Genus.

Responsibilities

• Timing Analysis: drive STA and tight timing closure for pre‑layout and post‑layout.
• Use PrimeTime or equivalents and contribute to full‑chip signoff.
• Identify bottlenecks, debug violations, and suggest optimizations.
• Develop and validate SDC constraints (MMMC setup) to enable STA accuracy.
• Define I/O timing budgets across designs and provide root‑cause analysis.
• Manage large multi‑corner/multi‑mode STA runs with automation.
• Collaborate with RTL, synthesis, and physical design for robust closure.
• Synthesis & Implementation: perform synthesis (low power), LEC, and ECOs.
• Validate QoR and handoff to physical design; maintain SDC constraints.
• Balance PPA across implementation; perform Conformal ECOs as needed.
• Methodology: develop AI‑driven flows using TCL, Perl, and Python.

Skills

STA expertise

Multi‑Corner MMMC

Scripting TCL/Perl

Python scripting

Synthesis

LEC

SOC clocking

UPF/multi‑voltage checks

Education

Bachelor's degree in Science/Engineering

Master's degree in Science/Engineering

PhD in Science/Engineering

Tools

PrimeTime

Design Compiler

Cadence Genus

Job description

Qualcomm Atheros, Inc.

General Summary:
Qualcomm‑Atheros, a.k.a. QCA (http://www.qualcomm.com/qca/) is a wholly owned subsidiary of Qualcomm and a leading provider of wireless technologies for the mobile, networking, computing and consumer electronics markets. As a key member of a fast‑paced Integrated Wireless Technology team, the role involves ownership and leading Static timing closure and synthesis for complex low‑power WiFi SoCs and sub‑systems.

Responsibilities

• Timing Analysis:
  • Drive subsystem‑level STA and timing closure for both pre‑layout and post‑layout phases, with support at full‑chip level.
  • Perform timing analysis using PrimeTime (or equivalent tools) and contribute to full‑chip signoff activities.
  • Identify timing bottlenecks, debug violations, and recommend micro‑architectural or implementation‑level optimizations.
  • Develop and validate SDC constraints, including Multi‑mode and multi‑corner (MMMC) setup, to enable accurate and efficient STA analysis.
  • Define and manage I/O timing budgets across hierarchical designs.
  • Provide actionable timing feedback at block/HM, sub‑system and full‑chip levels, including root cause analysis and ECO guidance.
  • Manage large‑scale multi‑corner/multi‑mode STA runs with automation, partitioning, and efficient resource usage.
  • Collaborate with RTL, synthesis, and physical design teams to ensure robust timing closure.
• Synthesis & Implementation:
  • Perform synthesis (including low power), formal verification (LEC), and low‑power checks for complex SoCs, sub‑systems, and cores.
  • Validate synthesis QoR and ensure clean handoff to physical design.
  • Develop, validate, and maintain SDC constraints.
  • Balance Power, Performance, and Area (PPA) constraints during implementation.
  • Perform functional ECOs including conformal ECOs.
• Methodology:
  • Develop AI‑driven flows using TCL, Perl, and Python scripts to automate and enhance efficiency across STA, synthesis, timing‑constraint development, ECO implementation, and low‑power verification flows.

Required skill/experience

• 6–8 years of experience in ASIC/SoC STA, synthesis (including low power), timing constraint development, low‑power checks and functional ECO implementation.
• Deep knowledge of Static Timing Analysis (STA) and timing constraints.
• Experience with Multi Mode Multi Corner (MMMC) timing closure, OCV/AOCV/POCV, and advanced technology nodes.
• Experience with timing closure sign‑off requirements.
• Experience in synthesis, logical equivalence checking (LEC) (RTL‑to‑Netlist and Netlist‑to‑Netlist).
• Understanding of SOC clocking and reset methodology and implementation.
• Scripting skills in TCL and Perl.
• Exposure to low‑implementation techniques and design checks (multi‑voltage designs, UPF).
• Hands‑on experience with:
  • Synopsys Prime Time
  • Synopsys Design Compiler / Cadence Genus

Preferred Qualifications

• Implementation of Functional ECOs using Conformal ECO Tool.
• Familiarity with low‑power design, bus implementation (AXI/AHB) and clock domain crossing (CDC).
• Exposure to physical design flows.
• Scripting skills using Python.
• Exposure to power estimation using PrimePower (PTPX).
• Familiarity with Wi‑Fi, Bluetooth, or other wireless SoC design.
• Familiarity with peripheral interfaces (PCIe, USB).

Minimum Qualifications

• Bachelor's degree in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience.
• Master's degree in Science, Engineering, or related field and 3+ years of ASIC design, verification, validation, integration, or related work experience.
• PhD in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.

Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e‑mail disability‑[e-mail] or call Qualcomm's toll‑free number. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities.

Pay range and Other Compensation & Benefits

$153,200.00 - $229,800.00. The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales‑incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play. Your recruiter will be happy to discuss all that Qualcomm has to offer – and you can review more details about our US benefits at this link.

If you would like more information about this role, please contact Qualcomm Careers.