Sr. Staff Engineer, Analog/Mixed-Signal Design

Ayar Labs, Inc.

San Jose (CA)

On-site

USD 180,000 - 223,000

Full time

3 days ago
Be an early applicant
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Job summary

Ayar Labs, Inc. is seeking a Sr. Staff Engineer in San Jose to lead analog/mixed signal design for high-speed optical data paths.

You will work in a small IC design team within a startup environment, developing specifications and driving projects to completion with limited supervision. The role requires hands-on design of oscillators, transceivers, biasing circuits, and ADCs/DACs, along with sign-off verification, lab bring-up, and close collaboration with optical and digital teams.

Qualifications

  • MS in Electrical Engineering is required.
  • 6+ years of work experience in analog/mixed signal design.
  • Experience designing high-speed analog blocks (PLLs, clock distribution, high swing drivers, RF front ends).
  • Proficiency with Cadence design environment and mixed-signal simulation (ADE, Layout, Spectre).
  • Experience with FinFET CMOS (7nm or below) at 50Gb/s or RF at 25GHz+.
  • PhD is a plus for this role.

Responsibilities

  • Architect and design high-speed signal paths for optical links.
  • Collaborate with optical and digital teams to architect mixed-signal control loops.
  • Design analog/mixed signal circuits such as oscillators, transmitters/receivers, amplifiers, and ADCs/DACs.
  • Define, run, and automate sign-off verification simulations.
  • Create design review and testing documentation.
  • Perform post-silicon bring-up of circuits in the lab.

Skills

Analog/mixed signal design
Cadence ADE
High-speed design
Python

Education

MS in Electrical Engineering
PhD

Tools

Cadence
Spectre
Layout

Job description

Sr. Staff Engineer, Analog/Mixed Signal Design

Location: San Jose (on-site)

Ayar Labs is shattering AI data bottlenecks by moving data at the speed of light. As pioneers of co-packaged optics (CPO), we are using light instead of electricity to move data faster, further, and with a fraction of the energy needed to fuel the explosive growth of AI models.

Backed by industry giants like NVIDIA, AMD and Intel and manufactured in partnership with the world’s leading semiconductor ecosystem, Ayar Labs’ co-packaged optics solution is key to unleashing next-generation AI scale-up architectures.

As an Analog and Mixed Signal Design Engineer, you will design various blocks such as oscillators, high speed transmitters/receivers, biasing circuits, linear regulators, ADCs/DACs, and others. You will work as a part of a small IC design team in a dynamic startup environment. The ideal candidate is a hands-on self-starter who is able to develop design specifications based on input from colleagues, customers, and industry and who can effectively manage his or her own time to take projects to completion with limited supervision and guidance.

Key Responsibilities
  • Architect and design high speed signal path for high bandwidth optical links
  • Work closely with optical and digital design teams to architect mixed-signal control loops
  • Design analog/mixed signal circuits such as oscillators, high speed transmitters/receivers, amplifiers, biasing circuits, linear regulators, ADCs/DACs, and others
  • Define, run, and automate sign-off verification simulations
  • Create design review and testing documentation
  • Perform post-silicon bring-up of circuits in lab
Required Qualifications
  • M.S. in Electrical Engineering
  • 6+ years of work experience in analog/mixed signal design
  • Experience designing high speed analog blocks such as PLLs, clock distribution and multi-phase generation, high swing transmit drivers, high speed receive analog front ends.
  • Proficient with Cadence design environment and mixed-signal simulation (ADE, Layout, Spectre)
  • Have experience designing in FinFet CMOS (7nm or below) at data rates of at least 50Gb/s and/or RF circuits operating at 25GHz or above
Preferred Qualifications
  • Ph.D.
  • Demonstrated experience in deploying SerDes into a high-volume product
  • A good understanding of high-speed design/layout considerations, such as parasitics, crosstalk isolation, supply and bias distribution, etc.
  • Able to develop adaptation/calibration algorithms for precision design
  • Experience with silicon bring-up, debug, and evaluation
  • Programming experience in Python and SKILL.

Salary range: $180,000 - $223,000

Ayar Labs is an Equal Opportunity Employer and is strongly committed to all policies which will afford equal opportunity employment to all qualified persons without regard to age, sex, national origin, race, color, ethnicity, creed, religion, gender identity, sexual orientation, disability, veteran status, or any other characteristic protected by law. It is the policy of Ayar Labs to provide reasonable accommodation when requested by a qualified applicant or employee with a disability, unless such accommodation would cause an undue hardship. Veterans are more than welcome and encouraged to apply.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Director, Analog/Mixed-Signal Design
Director, Analog/Mixed-Signal Design

Ayar Labs • San Jose (CA)

On-site
USD 240,000 - 300,000
Sr. Engineer, Optical Link Design
Sr. Engineer, Optical Link Design

InvestedintheMission • San Jose (CA)

On-site
USD 170,000 - 200,000
Principal Engineer, SerDes AMS Design and Architecture
Principal Engineer, SerDes AMS Design and Architecture

Ayar Labs • San Jose (CA)

On-site
USD 200,000 - 260,000
Sr. Staff Engineer, Electrical Link Architecture
Sr. Staff Engineer, Electrical Link Architecture

Ayar Labs • San Jose (CA)

On-site
USD 190,000 - 223,000
Sr. Engineer, Photonics Device Design
Sr. Engineer, Photonics Device Design

Ayar Labs, Inc. • San Jose (CA)

On-site
USD 170,000 - 220,000
Sr. Staff Engineer, Embedded Firmware (bare metal)
Sr. Staff Engineer, Embedded Firmware (bare metal)

Ayar Labs • San Jose (CA)

On-site
USD 180,000 - 223,000
Principal Engineer, Post-silicon Validation
Principal Engineer, Post-silicon Validation

Ayar Labs, Inc. • San Jose (CA)

On-site
USD 200,000 - 255,000
Health insurance
Stock options
Sr. Staff Engineer, Hardware Module Integration (Lasers)
Sr. Staff Engineer, Hardware Module Integration (Lasers)

Ayar Labs • San Jose (CA)

On-site
USD 180,000 - 223,000
Principal Engineer, Silicon Validation
Principal Engineer, Silicon Validation

InvestedintheMission • San Jose (CA)

On-site
USD 200,000 - 255,000
Sr. Staff Engineer, Optical Link Design
Sr. Staff Engineer, Optical Link Design

Ayar Labs • San Jose (CA)

On-site
USD 175,000 - 223,000