Sr. Principal Product Engineer

Cadence Design Systems, Inc.

San Jose (CA)

On-site

USD 161,000 - 299,000

Full time

6 days ago
Be an early applicant
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Job summary

Cadence Design Systems, Inc. seeks a Senior Principal Product Engineer to lead Voltus Power Integrity/EM signoff and drive customer-focused product solutions. You will interface with R&D and foundries, shaping flows, techfiles, and reference implementations for advanced-node designs.

Responsibilities include guiding IR/EM signoff, benchmarking, and deployment, while addressing complex PDN issues across multi-voltage domains. Strong scripting and communication skills are essential.

Qualifications

  • Bachelor’s in Electrical / Electronics / VLSI Engineering with 10+ years of related experience, or MS with 8+ years, or PhD with 6+ years.
  • Deep hands-on experience with EMIR/PDN analysis tools and digital physical implementation / signoff flows.
  • Strong background in CMOS/digital design, power IR-drop analysis, circuit analysis, and low-power / multi-power-domain signoff.
  • Proven ability to separate critical issues from noise, debug large SoC/PDN problems, and close the loop from customer requirement to R&D fix to deployment.
  • Scripting in Tcl and Python; strong written, verbal, and presentation skills with customer and executive audiences.

Responsibilities

  • Serve as the primary technical interface to R&D for Voltus, driving product requirements, priorities, and methodology for strategic foundry and customer programs.
  • Lead Voltus enablement for advanced-node IR/EM signoff: flow/techfile/PDK readiness, reference flows, qualification, benchmarking, and production deployment.
  • Own resolution of complex customer issues spanning static/dynamic IR, EM, low-power / multi-voltage domains, hierarchical and full-chip signoff, and related timing/stack-die interactions.
  • Define and validate foundry-aligned power integrity and EM modeling assumptions; partner with PDK, extraction, and signoff teams on advanced-node and 3DIC readiness.
  • Influence product roadmap (including AI-driven IR mitigation, 3DIC, and electrothermal co-analysis) based on foundry and customer gaps.
  • Mentor Lead/Principal PEs and AEs; set debug standards, deployment practices, and issue-tracking discipline for the account/foundry program.
  • Work effectively with customers, Cadence field, Marketing, and R&D across geographies; present findings and recommendations to customer and internal leadership.

Skills

Tcl scripting
Python
Customer communication
Executive presentation

Education

Bachelor’s in Electrical / Electronics / VLSI Engineering
MS in Electrical / Electronics / VLSI Engineering
PhD in Electrical / Electronics / VLSI Engineering

Tools

Voltus
Integrity
Tempus
Innovus
Quantus/QRC

Job description

SAN JOSE

Full time

R56322

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

This Senior Principal Product Engineer is a technical leader on the Voltus product engineering team, working on Cadence’s power noise and reliability analysis platform. The role sits between strategic customers/foundries, Applications, and R&D, and is accountable for turning the hardest IR/EM, PDN, and electrothermal signoff requirements into product and flow solutions.

Key responsibilities

  • Serve as the primary technical interface to R&D for Voltus, driving product requirements, priorities, and methodology for strategic foundry and customer programs.

  • Lead Voltus enablement for advanced-node IR/EM signoff: flow/techfile/PDK readiness, reference flows, qualification, benchmarking, and production deployment.

  • Own resolution of complex customer issues spanning static/dynamic IR, EM, low-power / multi-voltage domains, hierarchical and full-chip signoff, and related timing/stack-die interactions.

  • Define and validate foundry-aligned power integrity and EM modeling assumptions; partner with PDK, extraction, and signoff teams on advanced-node and 3DIC readiness.

  • Influence product roadmap (including AI-driven IR mitigation, 3DIC, and electrothermal co-analysis) based on foundry and customer gaps.

  • Mentor Lead/Principal PEs and AEs; set debug standards, deployment practices, and issue-tracking discipline for the account/foundry program.

  • Work effectively with customers, Cadence field, Marketing, and R&D across geographies; present findings and recommendations to customer and internal leadership.

Minimum qualifications

  • Bachelor’s in Electrical / Electronics / VLSI Engineering with 10+ years of related experience, or MS with 8+ years, or PhD with 6+ years.

  • Deep hands‑on experience with industry‑standard IR/EM (EMIR) and PDN analysis tools and digital physical implementation / signoff flows.

  • Strong background in CMOS/digital design, power IR-drop analysis, circuit analysis, and low‑power / multi‑power‑domain chip power‑integrity signoff.

  • Proven ability to separate critical issues from noise, debug large SoC/PDN problems, and close the loop from customer requirement to R&D fix to deployment.

  • Scripting in Tcl and Python; strong written, verbal, and presentation skills with customer and executive audiences.

Preferred

  • Direct experience with Voltus and adjacent Cadence digital signoff/implementation tools (Integrity, Tempus, Innovus, Quantus/QRC).

  • 3DIC / chiplet, electrothermal, and advanced FinFET or GAA node experience.

  • Prior technical leadership of PE/AE teams or of a strategic account/foundry program.

The annual salary range for California is $161,000 to $299,000. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.

Additional Jobs (https://cadence.wd1.myworkdayjobs.com/addl_jobs)

Equal Employment Opportunity Policy:

Cadence is committed to equal employment opportunity throughout all levels of the organization.

  • Read the policy(opens in a new tab) (https://www.cadence.com/content/dam/cadence-www/global/en_US/documents/company/careers/equal-employment-opportunity-policy.pdf)

We welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact staffing@cadence.com.

Privacy Policy:

Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab) (https://www.cadence.com/en_US/home/privacy/privacy-policy.html) .

E-Verify Cadence participates in the

E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K) (https://www.cadence.com/content/dam/cadence-www/global/en_US/documents/company/careers/e-verify-participation-poster.pdf)

Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences.

Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.

Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.

Cadence is committed to creating a diverse environment and is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

RTL2GDS IC Sr. Principal Design Engineer
RTL2GDS IC Sr. Principal Design Engineer

Cadence Design Systems, Inc. • San Jose (CA)

On-site
USD 161,000 - 299,000
Paid vacation
401(k) with employer match
Employee stock purchase plan
+1
Sr. Principal Product Engineer
Sr. Principal Product Engineer

Cadence • San Jose (CA)

On-site
USD 161,000 - 299,000
Bonus
Equity
Benefits
Customer Engagement Architect
Customer Engagement Architect

Cadence Design Systems • San Jose (CA)

On-site
USD 186,000 - 345,000
Paid vacation & holidays
401(k) plan with employer match
Employee stock purchase plan
+1
Application Engineer, RTL2GDS Sr Director
Application Engineer, RTL2GDS Sr Director

Cadence Design Systems • San Jose (CA)

On-site
USD 210,000 - 390,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+2
Signal and Power Integrity Senior Application Engineer
Signal and Power Integrity Senior Application Engineer

Cadence Design Systems • San Jose (CA)

On-site
USD 84,000 - 156,000
Paid vacation and holidays
401(k) plan with employer match
Employee stock purchase plan
+1
Digital Implementation AE Architect
Digital Implementation AE Architect

Cadence Design Systems • San Jose (CA)

On-site
USD 158,000 - 293,000
Paid vacation
401(k) match
Employee stock purchase plan
+1
Software Engineer II
Software Engineer II

Cadence Design Systems, Inc. • San Jose (CA)

On-site
USD 102,000 - 189,000
RTL2GDS IC Sr. Principal Design Engineer
RTL2GDS IC Sr. Principal Design Engineer

Cadence Design Systems • San Jose (CA)

On-site
USD 161,000 - 299,000
Health insurance
401(k) plan with employer match
Sr. Principal Software Engineer
Sr. Principal Software Engineer

Cadence Design Systems • Austin (TX)

On-site
USD 196,000 - 364,000
Paid vacation
401(k) plan
Employee stock purchase plan
+2
Quantum Product Engineer
Quantum Product Engineer

Cadence Design Systems, Inc. • San Jose (CA)

On-site
USD 154,000 - 286,000
Bonus
Equity
401(k) match
+2