Sr PD Engineer

Qualcomm Incorporated

Santa Clara (CA)

On-site

USD 135,000 - 202,000

Full time

10 days ago
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Qualcomm Atheros, Inc. in Santa Clara, CA, is seeking a Physical Design Engineer to join our Connectivity SoC team. You will design, verify, and deliver complex physical design solutions from netlist and timing constraints to the final product.

The role emphasizes tapeout, floorplanning, PNR, timing closure, DFT, and DV/FV checks, with scripting in Python and shell. This is a full-time position offering exposure to cutting-edge wireless technology.

Qualifications

  • Bachelor’s degree in Science, Engineering, or related field with 2+ years ASIC design/verification experience.
  • Master’s degree with 1+ year ASIC experience or PhD in related field acceptable.
  • Candidates should have strong knowledge of physical design processes and methods.

Responsibilities

  • Tiles-level development and low-power implementation methods for area, performance, and power goals.
  • Floorplanning, power planning, and IR drop analysis.
  • Routing, timing optimization and closure; ECO implementations and FV checks.
  • Design, verification, and delivery of complex Physical Design solutions from netlist to final product.

Skills

ASIC design
Floorplanning
Timing closure
Place & Route
Physical verification
Scripting: Python
Linux/Unix shell
DFT

Education

Bachelor's degree in Science/Engineering
Master's degree in Science/Engineering
PhD in Science/Engineering

Tools

Cadence Innovus
Synopsys Fusion Compiler
Synopsys PTSI

Job description

Company:

Qualcomm Atheros, Inc.

Job Area:

Engineering Group, Engineering Group > ASICS Engineering

General Summary:

Qualcomm-Atheros, a.k.a. QCA http://www.qualcomm.com/qca/ is a wholly owned subsidiary of Qualcomm and a leading provider of wireless technologies for the mobile, networking, computing and consumer electronics markets. As a key member of a fast-paced Integrated Wireless Technology team. The role will be part of a team responsible for the complete Physical Design Flow and deliveries of complex, high-speed, low power designs.

Responsibilities:

Qualcomm’s Connectivity SoC organization is seeking candidates for physical design engineering positions in our SOC and core design team. As a physical design engineer you will innovate, develop, and implement chips and cores using state-of-the-art tools and technologies.

  • Tasks also involve the tiles level development and enablement of low power implementation methods, customized P&R to achieve area reduction, performance, and power goals.
  • Additional responsibilities in this role involves the experience of
  • functional and test (DFT) mode constraints for place and route,
  • floorplanning, power planning
  • IR drop analysis
  • routing, timing optimization and closure
  • implementing timing fixes and functional ECOs
  • debugging and fixing physical violations and formal verification.
  • The individual also should have deep knowledge on scripting and software languages including Python, PERL/TCL, Linux/Unix shell.
  • This individual will design, verify, and deliver complex Physical Design solutions from netlist and timing constraints to the final product.
Required Skill/experience:

2+ years industryexperiencein the following areas

  • Tiles level or sub-system level or SoC top level physical design successful tapeout experience
  • Floorplanning of macro cells
  • Place & Route (PNR) tool experience on Cadence Innovus and/or Synopsys Fusion Compiler
  • Timing closure (STA) experience in Synopsys PTSI
  • Function ECO implementation
  • Formal verification (FV) experience
  • Power domain analysis (IR Drop/PDN) experience
  • Physical verification (PV) experience
Minimum Qualifications:
  • Bachelor's degree in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.

OR

  • Master's degree in Science, Engineering, or related field and 1+ year of ASIC design, verification, validation, integration, or related work experience.

OR

  • PhD in Science, Engineering, or related field.

Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here . Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

To all Staffing and Recruiting Agencies : Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.

EEO Employer: Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

Pay range and Other Compensation & Benefits :

$134,500.00 - $201,700.00

The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play. Your recruiter will be happy to discuss all that Qualcomm has to offer – and you can review more details about our US benefits at this link .

If you would like more information about this role, please contact Qualcomm Careers .

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Sr PD Engineer
Sr PD Engineer

Qualcomm • Santa Clara (CA)

On-site
USD 135,000 - 202,000
Sr PD Engineer
Sr PD Engineer

Nutanix • Santa Clara (CA)

On-site
USD 135,000 - 202,000
PD Engineer
PD Engineer

Qualcomm • Santa Clara (CA)

On-site
USD 107,000 - 162,000
Physical Design (Multiple levels)
Physical Design (Multiple levels)

Qualcomm • San Diego (CA)

On-site
USD 116,000 - 173,000
PD Engineer Santa Clara, California, United States of America ASICS Engineering
PD Engineer Santa Clara, California, United States of America ASICS Engineering

Qualcomm • Santa Clara (CA)

On-site
USD 107,000 - 162,000
Physical Design (Multiple levels)
Physical Design (Multiple levels)

Nutanix • San Diego (CA)

On-site
USD 116,000 - 173,000
Competitive benefits
Physical Design Engineer (Engineer up to Principal Level)
Physical Design Engineer (Engineer up to Principal Level)

Qualcomm • San Diego (CA), Northern (KY)

Hybrid
USD 123,000 - 250,000
Engineer-Staff Austin, Texas, United States of America ASICS Engineering
Engineer-Staff Austin, Texas, United States of America ASICS Engineering

Qualcomm • Austin (TX), Northern (KY)

Hybrid
USD 140,000 - 210,000
Physical Design Engineer (Engineer up to Principal Level)
Physical Design Engineer (Engineer up to Principal Level)

Socket.dev • San Diego (CA)

On-site
USD 123,000 - 250,000
Design Engineer (Low Power)
Design Engineer (Low Power)

Qualcomm • Santa Clara (CA)

On-site
USD 176,000 - 265,000
Competitive salary
Annual discretionary bonus program
Annual RSU grants