Sr. IC Packaging Engineer - Mechanical Simulation

Qualcomm

San Diego (CA)

On-site

USD 127,000 - 191,000

Full time

3 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Qualcomm Technologies, Inc. in San Diego seeks a seasoned IC package FEA engineer to develop mechanical models, support CPI, DOE, and test correlation, leveraging ANSYS APDL/Workbench. You will work closely with design, NPI and CPI teams to advance packaging technologies and ensure reliability.

Responsibilities include warpage and stress analyses, solder joint reliability, package-assembly simulations, and material characterization. Strong communication and project execution skills are essential.

Qualifications

  • 2+ years of System/Package Design/Technology Engineering or related work experience.
  • Experience with ANSYS (APDL/Workbench) for IC packaging.
  • Experience with material characterization and DOE methods.

Responsibilities

  • Warpage/Stress analysis for IC packages.
  • Solder joint reliability (SJR) prediction.
  • Package assembly process simulation and CPI analysis.
  • Develop and maintain FEA models and macros.
  • Support test correlation and material characterization.

Skills

FEA expertise
Project execution
Strong communication

Education

Bachelor's degree in Chemical, Electrical, or Mechanical Engineering
Master's degree in Chemical, Electrical, or Mechanical Engineering
PhD in Chemical, Electrical, or Mechanical Engineering

Tools

ANSYS APDL/Workbench
Internal AI tools for APDL coding

Job description

Company

Qualcomm Technologies, Inc.

Job Area

Engineering Group, Engineering Group > Packaging Engineering

General Summary

This position is part of Qualcomm’s Integrated Circuits (IC) package engineering process team. This role offers unique opportunity to impact Qualcomm's current/future chipsets using FEA expertise, working closely with design, new product introduction (NPI) and Chip-Package Interaction (CPI) teams by providing mechanical simulation support for current HVM and advanced packaging technologies. This role requires development of mechanical FEA models (preferably using ANSYS APDL and Workbench), maintain APDL macros/workflows, establish FEA methodologies/BKM for test correlation, material characterization, and performing stress/mechanical analysis for IC package designs and failure prediction. Job responsibilities include but are not limited to: Warpage/Stress analysis, Solder joint reliability (SJR) prediction, package assembly process simulation, and chip package interaction (CPI) analysis. The candidate must be capable of utilizing advanced Finite Element Analysis (FEA) techniques (sub-modeling approach, contact analysis, non-linear analysis), and test procedures for material characterization/testing. Candidate should also understand the fundamentals of silicon, package, and board level interconnect technologies. The candidate is expected to have strong communications, project focus and execution skills.

All Qualcomm employees are expected to actively support diversity in their teams, and in the Company.

Minimum Qualifications
  • Bachelor's degree in Chemical Engineering, Electrical Engineering, Mechanical Engineering, or related field and 2+ years of System/Package Design/Technology Engineering or related work experience.

OR

Master's degree in Chemical Engineering, Electrical Engineering, Mechanical Engineering, or related field and 1+ year of System/Package Design/Technology Engineering or related work experience.

OR

PhD in Chemical Engineering, Electrical Engineering, Mechanical Engineering, or related field.

Preferred Qualifications
  • Ph. D degree in Mechanical engineering, Material science, Electrical/Microelectronics, or related engineering field.
  • 2+ years of combined experience in Finite Element modeling and Analysis for IC electronic package and interconnects.
  • 1+ years of experience in ANSYS (APDL/Workbench).
  • 2+ years of direct work experience in Semiconductor and IC microelectronic packaging industry.
  • Experience with the fundamentals of IC electronic packaging structures, assembly processes, reliability testing and analysis, CPI, Package-Board interaction, and design of experiments (DOE).
  • Solid understanding of IC packaging materials and their thermo-mechanical behaviors.
  • Hands-on FEA experience developing and improving BKMs for predictive modeling to guide package mechanical design and support manufacturing and reliability needs.
  • Experience with material characterization/testing and developing new test methods to improve package FEA model accuracy and prediction correlation.
  • Research and publications in FEA predictive modeling, Warpage, CPI, and Solder lifetime prediction (plus).
  • Experience using internal AI tools to accelerate APDL coding and improve simulation workflows (plus).
  • Strong analytical skills and a proven track record of project execution; excellent communication and presentation skills.
  • Self-starter with high motivation and a strong commitment to product success; able to work flexible hours to support collaboration across APAC and the U.S.; occasional domestic and international travel may be required.

Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

EEO Employer

Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

Pay Range And Other Compensation & Benefits

$127,200.00 - $190,800.00

The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play. Your recruiter will be happy to discuss all that Qualcomm has to offer - and you can review more details about our US benefits at this link.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Sr. IC Packaging Engineer - Mechanical Simulation
Sr. IC Packaging Engineer - Mechanical Simulation

Socket.dev • San Diego (CA)

On-site
USD 127,000 - 191,000
Annual bonus
RSU grants
Competitive benefits
Staff IC Packaging Engineer - Mechanical Simulation
Staff IC Packaging Engineer - Mechanical Simulation

Qualcomm • San Diego (CA)

On-site
USD 154,000 - 231,000
Sr. IC Packaging Engineer - Mechanical Simulation
Sr. IC Packaging Engineer - Mechanical Simulation

Nutanix • San Diego (CA)

On-site
USD 127,000 - 191,000
Principal Engineer, Signal and Power Integrity
Principal Engineer, Signal and Power Integrity

Socket.dev • San Diego (CA)

On-site
USD 202,000 - 302,000
Director, IC Packaging Engineering – Mechanical Simulation
Director, IC Packaging Engineering – Mechanical Simulation

Qualcomm • San Diego (CA)

On-site
USD 227,000 - 341,000
Competitive annual discretionary bonus
Opportunities for RSU grants
Principal Engineer, Signal and Power Integrity San Diego, California, United States of America Packaging Engineering
Principal Engineer, Signal and Power Integrity San Diego, California, United States of America Packaging Engineering

Qualcomm • San Diego (CA), Northern (KY)

Hybrid
USD 202,000 - 302,000
Package Design Engineer - Staff Santa Clara, California, United States of America + 1 more Pack[...]
Package Design Engineer - Staff Santa Clara, California, United States of America + 1 more Pack[...]

Qualcomm • Santa Clara (CA)

On-site
USD 154,000 - 253,000
Staff Engineer - Power Management IC Design
Staff Engineer - Power Management IC Design

Socket.dev • Santa Clara (CA)

On-site
USD 153,000 - 230,000
Packaging SIPI Engineer, Sr. Staff
Packaging SIPI Engineer, Sr. Staff

Qualcomm • San Diego (CA)

On-site
USD 180,000 - 271,000
Sr. Staff Hardware Design Engineer, SoC/SIP
Sr. Staff Hardware Design Engineer, SoC/SIP

Qualcomm • Austin (TX)

On-site
USD 163,000 - 244,000