Sr. Engineer, Layout Design

SiTime Corporation; United States; Remote; USD 150,000 - 190,000; Full time

Benefits offered by this job

Quarterly bonus

Equity grants

Job summary

SiTime Corporation is seeking a Sr. Layout Design Engineer to lead top-level chip-planning and perform comprehensive CMOS/BiCMOS layout work.

You will coordinate with offshore teams, mentor junior engineers, and help develop standard layout methodologies across sites, contributing to build processes and achieving high layout quality. The role involves remote interfacing with global teams, floor planning, layout verification (DRC/LVS/ERC), and chip-level integration.

Qualifications

• BA/BS degree in layout design or related field.
• 10 years’ experience with layout design for analog and full-custom digital blocks.

Responsibilities

• Lead top-level chip-planning and perform block-level and top-level layouts for CMOS and BiCMOS circuits.
• Review and coordinate work content with offshore layout teams across time zones.
• Train junior layout engineers and offshore contractors; develop common best practices across sites.

Education

BA/BS Degree in Layout Design or related field

Tools

Cadence Virtuoso

Cadence PVS

Mentor Calibre

Job description

About SiTime

SiTime is the Precision Timing company.

Timing is the heartbeat of all electronics, ensuring performance, resilience and scalability. For decades, quartz devices, non-silicon technology, have kept systems in sync, but they struggle in harsher, more demanding environments. MEMS-based Precision Timing delivers greater accuracy, smaller size and resilience. Today, MEMS timing powers over 400 applications, including high-growth ones in AI datacenters, automated driving, industrial and humanoid robots, wearables and IoT.

Our semiconductor MEMS programmable solutions offer a rich feature set that enables customers to differentiate their products with higher performance, smaller size, lower power, and better reliability. With more than 4 billion devices shipped, SiTime is changing the timing industry. For more information, visit: www.sitime.com.

Job Summary

The Sr. Layout Design Engineer will lead top-level chip-planning and perform block-level custom layouts for CMOS and BiCMOS circuits. The Sr. Layout Design Engineer will review, and coordinate work content performed by offshore layout designers. Train junior layout engineers and offshore layout contractors. Contribute to developing standard layout methodologies across sites. Contribute to build process and procedures to achieve high layout quality. It is not necessary to meet all job requirements to be a qualified candidate for the position.

Responsibilities:

• Requires remote interfacing with local and global design and layout teams in multiple design centers across different time zones
• Lead Top-level chip-planning and perform functional-block-level, block-level, sub-block level, leaf cell, standard cell custom layouts for CMOS and BiCMOS circuits
• Perform schematic-driven layout and design constraints
• Design die-area efficient layouts according to circuit designer requirements
• Perform block or top-level layout designs
• Perform floor‑planning, power line planning, shielding, and device-matching layout
• Verify layouts. Pass DRC, LVS, and ERC
• Contribute to various chip-level routing and layout needs
• Perform chip level integration, verifications, and tape‑out
• Support other projects as needed by management
• Train junior layout engineers and offshore layout contractors
• Contribute to developing common best practices and workflow across all sites
• Contribute to build process and procedures to achieve high layout quality

Qualifications & Requirements:

• BA/BS Degree in Layout Design or related field or equivalent experience
• 10 years’ experience with layout design for analog and full-custom digital blocks
• Experience TSMC 180nm, 65nm, 22nm and UMC 55nm process technologies
• Proficient in using layout editing tools in the Cadence Virtuoso design environment
• Solid working knowledge of debugging DRC/LVS/ERC with Cadence PVS or Mentor Calibre
• Conceptual understanding of layout topics such as parasitic, matching, crosstalk, transistor layout dependent effects, latch‑up, IR drop, electro migration (EM), and deep N‑well and NTN isolation
• Strong capability of solving device matching, electro‑migration, signal integrity and power distribution problems while meeting area constraints
• Experience in chip‑level floor planning and analog block integration
• Experience chip level integration, verifications, and tape‑out
• Ability to use productivity‑enhancing tools and design scripts to further automate tasks is also desirable
• Must be able to lift, push, and pull up to 5 lbs

Desired Characteristics & Attributes:

• Attention to detail, organized, accurate and can produce efficient layout techniques
• Has a good track record of on time work delivery
• Has a self‑motivated, team player with good communication skills
• Ability to work well with others in a fast-paced collaborative team environment

Compensation:

At SiTime, we believe great work deserves great rewards. We offer a comprehensive and highly competitive compensation package designed to attract top talent.

In addition to base salary, this role is eligible for a quarterly bonus tied to the achievement of innovation goals - reflecting our commitment to recognizing meaningful impact. We also offer equity grants, providing a meaningful opportunity to share in the company's future growth and success.

SiTime is committed to providing equal employment opportunities to all employees and applicants. Employment decisions are based on qualifications, merit, and business needs. We do not discriminate on the basis of any characteristic protected by applicable law.

Learn More about SiTime:

Review the Get to Know SiTime section of our career page to explore our culture, values, and what makes us unique.

• Innovation on Top – Philosophies of Innovation with Rajesh Vashist
• Fabrication Knowledge – An Interview with Rajesh Vashist
• SiTime Corporation – YouTube