Principal Engineer, CAD in Tempe

Energy Jobline ZR

Tempe (AZ)

On-site

USD 161,000 - 230,000

Full time

14 days+

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

401k plan
Health and wellness benefits
Parental leave
Legal services
Time off plans

Job summary

SiTime, the Precision Timing company, seeks a Principal CAD Engineer to provide CAD software support for digital, analog and mixed-signal designs using Cadence, Synopsys, Siemens, and Keysight tools. Responsibilities include support for Behavioral, RTL, Schematics, analog simulations, layout, tool customization and Linux support across multiple sites.

You will own tapeout flows, validate new software releases, document best practices, and interface with EDA vendors to ensure tool readiness

Qualifications

  • Minimum 7 years of experience with analog and digital CMOS CAD support.
  • Proficient with Cadence Virtuoso and Layout tools, Spectre and multi-mode simulators.
  • Experience with Siemens, Synopsys, and K eySight tool sets and tapeout workflows.

Responsibilities

  • Provide full lifecycle support for custom CAD flows across multiple platforms.
  • Own PDK installation, validation, and release management with foundries.
  • Support end-to-end tapeout flows and coordinate submissions.

Skills

Analytical thinking
Team collaboration
Linux scripting
Problem solving

Education

BA/BS in Electrical Engineering or Computer Science

Tools

Cadence Virtuoso
Spectre
Innovus
Tempus
Questa
Calibre PVS
Design Compiler
VCS
SpyGlass
Python
C/C++
Linux

Job description

Job DescriptionJob Description

About SiTime

SiTime is the Precision Timing company.

Timing is the heartbeat of all electronics, ensuring performance, resilience and scalability. For decades, quartz devices, non-silicon technology, have kept systems in sync, but they struggle in harsher, more demanding environments. MEMS-based Precision Timing delivers greater accuracy, smaller size and resilience. Today, MEMS timing powers over 400 applications, including high-growth ones in AI datacenters, automated driving, industrial and humanoid robots, wearables and IoT.

Our semiconductor MEMS programmable solutions offer a rich feature set that enables customers to differentiate their products with higher performance, smaller size, lower power, and better reliability. With more than 4 billion devices shipped, SiTime is changing the timing industry. For more information, visit www.sitime.com.

Job Summary

ThePrincipal Engineer, CADwill provide CAD Software support for Digital, Analog and Mixed-Signal designs, using Cadence, Synopsys, Siemens, Keysight & 3rd party vendor tools. Responsibilities include user support for Behavioral, RTL and Analog Designs, Schematics, Analog Mixed-Signal Simulations, IC Physical Design layout, CAD tool customizations, Linux Support, implementation and testing of new software tools and deploy new CAD Tool flows. The Principal CAD Engineer will also interface with EDA Tool Vendors and have responsibilities for implementation and performance testing of new software releases, prior to deploying to IC Designers across multiple engineering sites.

Responsibilities:

  • Provide full lifecycle support for custom CAD flows, including tool development, installation, configuration, maintenance and upgrades across Cadence, Synopsys, Siemens and Keysight platforms
  • Own PDK installation, validation, customization, maintenance and release management, ensuring alignment with foundry and keeping up to date versions always ready
  • Support and maintain end-to-end tapeout flows, including coordinating and executing tapeout submissions to foundries, ensuring compliance with foundry requirements, schedules and quality standards
  • Support Schematic Capture, Analog and Mixed-signal Simulation, Layout and Layout Verification software and workflows using established revision-controlled processes
  • Support and maintain digital simulation, verification environments, digital place-and-route tools
  • Develop and maintain CAD utilities, automation scripts and regression flows to improve design efficiency and consistency
  • Perform Functional Evaluation, Performance Benchmarking and Deployment of New Tools
  • Provide CAD Software & Linux User Support for CMOS Design Engineers & IC Layout Designers
  • Prepare and maintain clear user documentation, best practices and training material for design teams across sites
  • Responsible for diagnosis, resolution, regression of reported problems in a timely manner
  • Interfacing directly with EDA Vendors’ Application and support teams to resolve and influence product improvements
  • Support additional CAD-related initiatives and projects as assigned

Qualifications & Requirements:

  • BA/BS Degree in Electrical Engineering, Computer Science or related field
  • Minimum 7 years of experience with analog and digital new product development CMOS IC CAD support using EDA tools
  • Must have experience supporting:
    • 1. Cadence Virtuoso Schematic Editor and Layout Suite, Spectre, Spectre-RF, Multi-Mode Simulator, Physical Layout tools, Assura, PVS, Pegasus, Innovus, Tempus
    • 2. Siemens Analog Fast-Spice, Questa, Parasitic CALIBRE PVS, XRC
    • 3. Synopsys Design Compiler, VCS, SpyGlass and other tools
    • Programming : DFII SKILL, PERL, MATLAB, Tcl/Tk, C / C++, Python
    • Proficient at Linux OS, utilities, and scripting

Desired Characteristics & Attributes:

  • Excellent written and verbal communication skills required
  • Ability to work well with others in a fast-paced collaborative team environment
  • Strong problem-solving skills, attention to detail and a proactive approach to continuous improvement.

Compensation Range:

At SiTime, we believe great work deserves great rewards. We offer a comprehensive and highly competitive compensation package designed to attract top talent.

The annual base salary range for this role is $160,920.00 – $230,140.00. The final offer is determined by factors such as location, experience, education, and training.

In addition to base salary, this role is eligible for a quarterly bonus tied to the achievement of innovation goals—reflecting our commitment to recognizing meaningful impact. We also offer equity grants, providing a meaningful opportunity to share in the company’s future growth and success.

Benefits offered: 401k plan, health and wellness that includes medical, dental, vision, life, parental leave, legal services, and time off plans.

SiTime is anEqual Opportunity Employer. We treat each person fairly and we do not tolerate discrimination or harassment against anyone on the basis of any protected characteristics, including , , , or , , , or expression, , , , political affiliation, protected veteran status, protected genetic information, or marital status or other characteristics protected by law.SiTime participates in the E-Verify program.

Learn More about SiTime:Review theGet to Know SiTimesection of our career page to explore our culture, values, and what makes us unique.

  • Innovation on Top – Philosophies of Innovation with Rajesh Vashist
  • Fabrication Knowledge – An Interview with Rajesh Vashist
  • SiTime Corporation – YouTube

#LI-SITIME

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Principal Engineer, CAD Arizona, Tempe
Principal Engineer, CAD Arizona, Tempe

SiTime Corp. • Tempe (AZ)

On-site
USD 120,000 - 180,000
Principal Engineer, CAD
Principal Engineer, CAD

SiTime Corp. • Tempe (AZ)

On-site
USD 161,000 - 230,000
Principal Engineer, CAD
Principal Engineer, CAD

SiTime Corp. • United States

On-site
USD 140,000 - 190,000
401k plan
Health and wellness benefits
Parental leave
+2
Sr. Engineer, Infrastructure Engineering
Sr. Engineer, Infrastructure Engineering

SiTime Corp. • Santa Clara (CA)

On-site
USD 125,000 - 172,000
Principal Hardware SI/PI Architect
Principal Hardware SI/PI Architect

SiTime Corp. • Santa Clara (CA)

On-site
USD 148,000 - 204,000
Quarterly bonus
Equity grants
401k plan
Sr. Engineer, Infrastructure Engineering California, Santa Clara
Sr. Engineer, Infrastructure Engineering California, Santa Clara

SiTime Corp. • Santa Clara (CA)

On-site
USD 140,000 - 210,000
401k plan
Health, dental, vision, life insurance
Equity grants
+1
Principal Engineer, Layout Design California, Santa Clara
Principal Engineer, Layout Design California, Santa Clara

SiTime Corp. • Santa Clara (CA)

On-site
USD 180,000 - 240,000
401k plan
Health insurance
Dental
+3
Principal Hardware SI/PI Architect California, Santa Clara
Principal Hardware SI/PI Architect California, Santa Clara

SiTime Corp. • Santa Clara (CA)

On-site
USD 180,000 - 240,000
Quarterly bonus
Equity grants
401k plan
Principal Analog Design Engineer
Principal Analog Design Engineer

SiTime Corp. • United States

On-site
USD 190,000 - 260,000
Equity grants
Annual bonus
401k plan
+1
Principal Engineer, Infrastructure Hardware
Principal Engineer, Infrastructure Hardware

SiTime Corp. • Santa Clara (CA)

On-site
USD 148,000 - 204,000
401k plan
Health and wellness benefits including
Equity grants