Principal Analog Mixed-Signal Design Engineer

SiTime Corp.

Santa Clara (CA)

On-site

USD 180,000 - 260,000

Full time

11 hours ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

401k plan
Health and wellness benefits
Equity grants
Quarterly bonus

Job summary

SiTime is seeking a senior engineer to lead analog and mixed-signal IC design efforts in Santa Clara. You will own the top-level schematic, oversee block designers, and drive design reviews across cross-functional teams to enable rapid silicon bring-up and production release.

The role demands deep AMS expertise, hands-on verification, and strong communication across dispersed teams. You will develop CMOS/BiCMOS architectures, simulate complex circuits, and guide layout and post-layout

Qualifications

  • Must have master’s degree or PhD with substantial relevant experience in electrical engineering.
  • Track record of taking analog/mixed-signal parts to high-volume production.
  • Experience in circuit architecture development and writing detailed block-level specs.

Responsibilities

  • Lead development of analog/mixed-signal ICs and own the top level schematic.
  • Supervise and review block designer work and lead design reviews.
  • Collaborate with cross-functional teams to architect the chip for DFT and fast silicon bring-up.
  • Coordinate bench validation, qualification and final test development.
  • Lead comprehensive design reviews and supervise layout activities.
  • Ensure DFT/DFM features and rapid production release with Verification teams.

Skills

Analog/mixed-signal design
Circuit architecture development
Top-level schematic & simulations
AMS verification
Cross-functional collaboration
Independent problem solving
Communication across dispersed teams

Education

M.Sc. in Electrical Engineering
Ph.D. in Electrical Engineering

Tools

Cadence Virtuoso
Spectre
ADE
Mixed-mode AMS tools
Layout XL

Job description

About SiTime

SiTime is the Precision Timing company. Timing is the heartbeat of all electronics, ensuring performance, resilience and scalability. For decades, quartz devices, non-silicon technology, have kept systems in sync, but they struggle in harsher, more demanding environments. MEMS-based Precision Timing delivers greater accuracy, smaller size and resilience. Today, MEMS timing powers over 400 applications, including high-growth ones in AI datacenters, automated driving, industrial and humanoid robots, wearables and IoT. Our semiconductor MEMS programmable solutions offer a rich feature set that enables customers to differentiate their products with higher performance, smaller size, lower power, and better reliability. With more than 4 billion devices shipped, SiTime is changing the timing industry. For more information, visit: www.sitime.com.

Responsibilities
  • Lead development of analog Mixed-signal IC and owns the top level
  • Supervise and review block designer work and hold design review
  • Work with cross-functional team to architect the chip for DFT
  • Closely work and support cross functional team for bench validation, qualification and final test development.
  • Develop analog and mixed-signal architectures and circuits in CMOS or BiCMOS processes
  • Analyze technology, architecture, circuit design, and parametric design trade-offs to meet aggressive technical performance specifications
  • Perform transistor-level design and simulation using industry leading EDA tools
  • Lead comprehensive design reviews
  • Supervise Analog Circuit Physical Design Layout and edit layouts
  • Collaborate with Digital Design Engineers, CAD, Systems Engineering, Test Engineering and Applications teams to ensure DFT, DFM features and achieve rapid silicon bring-up and time to production release
  • Work closely with the verification team to define the verification matrix.
  • Have the ownership of the top-level schematic and run all the top-level analog simulation.
  • Participate in top-level AMS verification.
Qualifications & Requirements
  • M.Sc. with minimum 10 years of relevant experience or Ph.D. with 6 years of with relevant experience in Electrical Engineering
  • Provel track record of taking at least one analog-mixed signal part to high-volume production.
  • Proven track record at each stage of the following:
    • Circuit architecture development and technical feasibility studies
    • Writing detailed block-level specifications and review documents
  • Detailed design and simulation of one or more of the following: Oscillators, ADCs, DACs, temperature sensors, Integer and Fractional-N PLLs, Digital PLLs, low-noise op-amps, regulators, bandgap circuits in CMOS or BiCMOS processes, subthreshold circuits and architecture.
    • Proficiency with EDA tools including Cadence Virtuoso, Spectre, ADE, Mixed-mode AMS tools, Layout XL
    • Extensive knowledge of layout effects for circuit and layout design. Ability to supervise layout designers
    • Extensive experience with post-layout extraction and verifications
    • Experience with validation, characterization, qualification, and adherence to production release criteria
    • Ability to communicate and work effectively with geographically dispersed teams of mixed-signal, digital, verifications engineers
    • Ability to work independently and drive solutions to challenging problems
Desired Characteristics & Attributes
  • Strong team player
Compensation Range

At SiTime, we believe great work deserves great rewards. We offer a comprehensive and highly competitive compensation package designed to attract top talent. In addition to base salary, this role is eligible for a quarterly bonus tied to the achievement of innovation goals—reflecting our commitment to recognizing meaningful impact. We also offer equity grants, providing a meaningful opportunity to share in the company’s future growth and success. Benefits offered: 401k plan, health and wellness that includes medical, dental, vision, life, parental leave, legal services, and time off plans.

SiTime is an Equal Opportunity Employer. We treat each person fairly and we do not tolerate discrimination or harassment against anyone on the basis of any protected characteristics, including race, color, religion, national or ethnic origin, sex, sexual orientation, gender identity or expression, age, disability, pregnancy, political affiliation, protected veteran status, protected genetic information, or marital status or other characteristics protected by law. SiTime participates in the E-Verify program.

Learn More about SiTime:

Review the Get to Know SiTime section of our career page to explore our culture, values, and what makes us unique.

  • Innovation on Top – Philosophies of Innovation with Rajesh Vashist
  • Fabrication Knowledge – An Interview with Rajesh Vashist
  • SiTime Corporation – YouTube
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Principal Analog Design Engineer
Principal Analog Design Engineer

SiTime Corp. • Tempe (AZ)

On-site
USD 150,000 - 210,000
Quarterly bonus
Equity grants
Equal Opportunity Employer
Principal Analog Design Engineer
Principal Analog Design Engineer

SiTime Corp. • United States

On-site
USD 190,000 - 260,000
Equity grants
Annual bonus
401k plan
+1
Sr. Staff Product Engineer
Sr. Staff Product Engineer

SiTime Corp. • Tempe (AZ)

On-site
USD 135,000 - 165,000
Principal Hardware SI/PI Architect California, Santa Clara
Principal Hardware SI/PI Architect California, Santa Clara

SiTime Corp. • Santa Clara (CA)

On-site
USD 180,000 - 240,000
Quarterly bonus
Equity grants
401k plan
Principal Engineer, Layout Design
Principal Engineer, Layout Design

SiTime Corp. • Santa Clara (CA)

On-site
USD 180,000 - 260,000
401k plan
Health and wellness program (medical,*
Principal Hardware SI/PI Architect
Principal Hardware SI/PI Architect

SiTime Corp. • Santa Clara (CA)

On-site
USD 148,000 - 204,000
Quarterly bonus
Equity grants
401k plan
Principal Engineer, Infrastructure Hardware California, Santa Clara; United States
Principal Engineer, Infrastructure Hardware California, Santa Clara; United States

SiTime Corp. • Santa Clara (CA)

On-site
USD 180,000 - 240,000
401k plan
Health and wellness benefits (medical,
Equity grants
+1
Director Test Engineering
Director Test Engineering

SiTime • Santa Clara (CA)

On-site
USD 201,000 - 288,000
401k plan
Health and wellness program
Principal Engineer, Infrastructure Hardware
Principal Engineer, Infrastructure Hardware

SiTime Corp. • Santa Clara (CA)

On-site
USD 148,000 - 204,000
401k plan
Health and wellness benefits including
Equity grants
Sr. Program Manager, Design
Sr. Program Manager, Design

SiTime Corp. • Tempe (AZ)

On-site
USD 120,000 - 180,000
401k plan
Health and wellness benefits
Equity grants
+1