SoC Power Lead, Memory Subsystem

Google Inc.

Mountain View, San Diego (CA, CA)

On-site

USD 192,000 - 278,000

Full time

14 days+
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Job summary

Google in Mountain View is seeking a Share SoC Power Lead for the Memory Subsystem to own power definitions for Tensor mobile SoCs and drive Power-Performance-Area improvements with a primary focus on memory controllers and DDRPHY.

You will lead cross-functional teams through the full product delivery cycle—definition, architecture, design and implementation, testing and productization—and communicate status to the executive team.

Qualifications

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
  • 10 years of experience with memory subsystem architectures, including for mobile SoCs.
  • Experience in power management or low power design/methodology, as well as with low power architecture and power optimization techniques.
  • Experience with full product delivery cycle (e.g., definition, architecture, design and implementation, testing, productization).

Responsibilities

  • Lead the definition of power requirements for Tensor mobile System-on-Chips (SoCs) to achieve Power-Performance-Area (PPA) with a primary focus on the memory subsystem (memory controller, DDRPHY, DRAM).
  • Own and drive cross-functional teams to deliver on power Key Performance Indicators (KPIs)for the memory subsystem and other major SoC IPs.
  • Propose and drive power optimizations for the memory subsystem throughout the design process from concept to mass productization.
  • Drive power-performance trade-off analysis for engineering reviews and product roadmap decisions.
  • Represent status of SoC power to the executive leadership team.

Skills

Memory subsystem architectures
Power management
Cross-functional leadership
Product delivery lifecycle
Stakeholder communication

Education

Bachelor's degree in Electrical Engineering / Computer Engineering / Computer Science or related field
Master's degree or PhD (preferred)

Job description

Advanced

Experience owning outcomes and decision making, solving ambiguous problems and influencing stakeholders;deep expertise in domain.

Share SoC Power Lead, Memory Subsystem

  • link Copy link

X Note: By applying to this position you will have an opportunity to share your preferred working location from the following: Mountain View, CA, USA; San Diego, CA, USA.

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
  • 10 years of experience with memory subsystem architectures, including for mobile SoCs.
  • Experience in power management or low power design/methodology, as well as with low power architecture and power optimization techniques.
  • Experience with full product delivery cycle (e.g., definition, architecture, design and implementation, testing, productization).
Preferred qualifications:
  • Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
  • Experience with memory subsystem architectures, cache hierarchies, system-level power and performance modeling, SoC-wide traffic analysis and optimizations, LPDDR standards, etc.
  • Excellent leadership, organizational, and communication skills.
About the job

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

About the job

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

US: $192000 - $278000 (USD) + 20% bonus target + equity + benefits

Learn more about benefits at Google .

  • Lead the definition of power requirements for Tensor mobile System-on-Chips (SoCs) to achieve Power-Performance-Area (PPA) with a primary focus on the memory subsystem (memory controller, DDRPHY, DRAM).
  • Own and drive cross-functional teams to deliver on power Key Performance Indicators (KPIs)for the memory subsystem and other major SoC IPs.
  • Propose and drive power optimizations for the memory subsystem throughout the design process from concept to mass productization.
  • Drive power-performance trade-off analysis for engineering reviews and product roadmap decisions.
  • Represent status of SoC power to the executive leadership team.

Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy , Know your rights: workplace discrimination is illegal , Belonging at Google , and How we hire .

Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.

To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.

Equity is granted exclusively and discretionarily by Alphabet Inc. on the basis of an agreement concluded between you and Alphabet Inc. Alphabet Inc. is your sole contractual partner with respect to equity grants. GSU grants are not guaranteed, are discretionary, are subject to approval by the Alphabet Inc. board of directors or its delegate, the terms of the relevant Alphabet Inc. stock plan, and your grant agreement. They have no impact on statutory payments. Current or past grants do not confer an acquired right.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

SoC Power Lead, Memory Subsystem
SoC Power Lead, Memory Subsystem

Google • Mountain View (CA)

On-site
USD 192,000 - 278,000
SoC Power Architect, Devices and Services, Silicon
SoC Power Architect, Devices and Services, Silicon

Google • San Diego (CA)

On-site
USD 183,000 - 271,000
Bonus
Equity
Benefits
Low Power Design Methodology and Optimization Engineer
Low Power Design Methodology and Optimization Engineer

Google Inc. • Austin (TX)

On-site
USD 192,000 - 278,000
Staff CPU Physical Design Engineer
Staff CPU Physical Design Engineer

Google Inc. • Austin (TX), Mountain View (CA)

On-site
USD 192,000 - 278,000
Senior CPU RTL Design Engineer
Senior CPU RTL Design Engineer

Google • Mountain View (CA)

On-site
USD 163,000 - 237,000
Staff System Power Engineer
Staff System Power Engineer

Google Inc. • Mountain View (CA)

On-site
USD 188,000 - 274,000
Bonus target
Equity
Benefits
CPU Cache Subsystem Senior Design Manager
CPU Cache Subsystem Senior Design Manager

Google Inc. • City of Poughkeepsie (NY)

On-site
USD 240,000 - 333,000
CPU Cache Subsystem Senior Design Manager
CPU Cache Subsystem Senior Design Manager

Google Inc. • Austin (TX), Mountain View (CA)

On-site
USD 240,000 - 333,000
CPU Performance Architect
CPU Performance Architect

Google • Mountain View (CA)

On-site
USD 163,000 - 237,000
Software Engineer III, Pixel Performance, SoC
Software Engineer III, Pixel Performance, SoC

Google • Town of Montana (WI)

On-site
USD 147,000 - 210,000