Simulation & Modeling Lead for Advanced IC Design

Intel Corporation

Hillsboro (OR)

On-site

USD 174,000 - 285,000

Full time

13 days ago

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Health benefits
Stock bonuses
Retirement plan
Vacation

Job summary

Intel Corporation in Hillsboro, Oregon is seeking an experienced professional to lead cross-functional efforts in advancing circuit simulation and modeling for next-generation foundry technologies. You will partner with EDA vendors to optimize tools and flows, align with technology and PDK roadmaps, and ensure timely readiness of high-quality simulation solutions for PDK delivery.

The role emphasizes collaboration across multiple teams, hands-on experience with advanced transistor models, and

Qualifications

  • Minimum 12+ years for Bachelor's track or 10+ years for Master's track in semiconductor field.

Responsibilities

  • Lead cross-functional collaboration to advance circuit simulation and modeling capabilities for advanced foundry technologies.
  • Partner with EDA vendors to enhance and validate industry-standard simulation tools and design flows.
  • Align technology roadmaps with VLSI physical design, PDK teams, and technology leaders to meet simulation requirements.
  • Drive readiness of high-quality simulation and modeling solutions for timely PDK delivery.

Skills

Circuit simulation
Vendor collaboration
Cross-functional collaboration
Leadership

Education

Bachelor's degree in Electrical Engineering or related
Master's degree in Electrical Engineering or related
PhD in Electrical Engineering or related

Tools

BSIM models

Job description

Intel Corporation in Hillsboro, Oregon is seeking an experienced professional to lead cross-functional efforts in advancing circuit simulation and modeling for next-generation foundry technologies. You will partner with EDA vendors to optimize tools and flows, align with technology and PDK roadmaps, and ensure timely readiness of high-quality simulation solutions for PDK delivery.

The role emphasizes collaboration across multiple teams, hands-on experience with advanced transistor models, and

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Simulation & Modeling Lead for Advanced ICs
Simulation & Modeling Lead for Advanced ICs

Intel • Hillsboro (OR)

On-site
USD 174,000 - 285,000
Stock bonuses
Health benefits
Retirement plan
+1
Simulation and Modeling Lead
Simulation and Modeling Lead

Intel • Hillsboro (OR)

On-site
USD 174,000 - 285,000
Stock bonuses
Health benefits
Retirement plan
+1
Staff Device Modeling Engineer — Hybrid (FinFET/PDK)
Staff Device Modeling Engineer — Hybrid (FinFET/PDK)

Intel • Santa Clara (CA)

Hybrid
USD 150,000 - 285,000
Stock bonuses
Health benefits
Paid time off
Simulation and Modeling Lead
Simulation and Modeling Lead

Intel Corporation • Hillsboro (OR)

On-site
USD 174,000 - 285,000
Health benefits
Stock bonuses
Retirement plan
+1
Staff Device Modeling Engineer - FinFET & PDK Innovation
Staff Device Modeling Engineer - FinFET & PDK Innovation

Intel • Hillsboro (OR)

Hybrid
USD 150,000 - 285,000
Stock bonuses
Health benefits
Retirement plan
+1
Senior Analog & Mixed-Signal IC Design Engineer
Senior Analog & Mixed-Signal IC Design Engineer

Intel • Hillsboro (OR)

On-site
USD 122,000 - 232,000
Analog & Mixed‑Signal IC Design Engineer
Analog & Mixed‑Signal IC Design Engineer

Intel Corporation • Hillsboro (OR)

Hybrid
USD 122,000 - 232,000
Semiconductor Device Modeling Engineer (OMI)
Semiconductor Device Modeling Engineer (OMI)

Intel • Hillsboro (OR)

On-site
USD 129,000 - 245,000
Stock bonuses
Health benefits
Retirement plan
+1
Staff Semiconductor Device Modeling Engineer
Staff Semiconductor Device Modeling Engineer

Intel Corporation • Hillsboro (OR)

Hybrid
USD 150,000 - 285,000
Staff Semiconductor Device Modeling Engineer
Staff Semiconductor Device Modeling Engineer

Intel • Hillsboro (OR)

Hybrid
USD 150,000 - 285,000
Stock bonuses
Health benefits
Retirement plan
+1