Simulation and Modeling Lead

Intel Corporation

Hillsboro (OR)

On-site

USD 174,000 - 285,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Health benefits
Stock bonuses
Retirement plan
Vacation

Job summary

Intel Corporation in Hillsboro, Oregon is seeking an experienced professional to lead cross-functional efforts in advancing circuit simulation and modeling for next-generation foundry technologies. You will partner with EDA vendors to optimize tools and flows, align with technology and PDK roadmaps, and ensure timely readiness of high-quality simulation solutions for PDK delivery.

The role emphasizes collaboration across multiple teams, hands-on experience with advanced transistor models, and

Qualifications

  • Minimum 12+ years for Bachelor's track or 10+ years for Master's track in semiconductor field.

Responsibilities

  • Lead cross-functional collaboration to advance circuit simulation and modeling capabilities for advanced foundry technologies.
  • Partner with EDA vendors to enhance and validate industry-standard simulation tools and design flows.
  • Align technology roadmaps with VLSI physical design, PDK teams, and technology leaders to meet simulation requirements.
  • Drive readiness of high-quality simulation and modeling solutions for timely PDK delivery.

Skills

Circuit simulation
Vendor collaboration
Cross-functional collaboration
Leadership

Education

Bachelor's degree in Electrical Engineering or related
Master's degree in Electrical Engineering or related
PhD in Electrical Engineering or related

Tools

BSIM models

Job description

Job Details: Job Description:

In this role, you will lead cross-functional collaboration to advance circuit simulation and modeling capabilities for advanced foundry technologies.

  • Vendor collaboration: Partnering with EDA vendors to enhance and validate industry-standard simulation tools and design flows.
  • Technology alignment: Working closely with technology leaders, VLSI physical design teams, and PDK teams to ensure simulation and modeling capabilities are aligned with roadmap needs.
  • PDK readiness: Driving readiness of high quality simulation and modeling solutions so they are available in time for PDK delivery.
Qualifications:
Minimum Qualifications:
  • Bachelor’s degree in electrical engineering or computer engineering or related engineering discipline with 12+ years or master’s degree in electrical engineering or a related discipline and at least 10 years of industry experience in the semiconductor field; or Ph.D. in Electrical Engineering or a related discipline with a minimum of 8 years of industry experience in the semiconductor field.
  • 5+ years supporting circuit simulation tools and working with circuit simulation vendors to develop solutions.
  • 5+ years collaborating with EDA vendors on optimizing circuit simulation and modeling for advanced technology nodes.
  • 3+ years of hands‑on experience with BSIM or other compact models for transistor modeling at advanced nodes (e.g., FinFET, GAA).
  • 5+ years of comprehensive understanding of compact modeling, simulation methodologies used by digital and analog designers, aging modeling and methodologies and modeling interfaces to simulation tools like OMI.
Preferred Qualifications
  • Demonstrated experience in technical leadership and Proven capability to collaborate across multiple teams and geographies.
  • 5+ years of experience in leading technical teams in the areas of simulation and modeling.
  • Exceptional leadership skills with focus on collaboration and finding solutions.
Job Type:

Experienced Hire

Shift:

Shift 1 (United States of America)

Primary Location:

US, Oregon, Hillsboro

Additional Locations:
Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel. Annual Salary Range for jobs which could be performed in the US: $173,660.00-284,580.00 USD The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job‑related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will require an on-site presence.

  • Job posting details (such as work model, location or time type) are subject to change.
  • ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
  • Intel’s official careers website.
  • Find your next job and take on projects that shape tomorrow’s technology.
  • Benefits Internships Life at Intel Locations Recruitment Process
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Simulation and Modeling Lead
Simulation and Modeling Lead

Intel • Hillsboro (OR)

On-site
USD 174,000 - 285,000
Stock bonuses
Health benefits
Retirement plan
+1
Staff Semiconductor Device Modeling Engineer
Staff Semiconductor Device Modeling Engineer

Intel Corporation • Hillsboro (OR)

Hybrid
USD 150,000 - 285,000
Staff Semiconductor Device Modeling Engineer
Staff Semiconductor Device Modeling Engineer

Intel • Santa Clara (CA)

Hybrid
USD 150,000 - 285,000
Stock bonuses
Health benefits
Paid time off
Semiconductor Device Modeling Engineer
Semiconductor Device Modeling Engineer

Intel • Phoenix (AZ)

Hybrid
USD 150,000 - 285,000
Staff Semiconductor Device Modeling Engineer
Staff Semiconductor Device Modeling Engineer

Intel • Hillsboro (OR)

Hybrid
USD 150,000 - 285,000
Stock bonuses
Health benefits
Retirement plan
+1
Semiconductor Device Modeling Engineer
Semiconductor Device Modeling Engineer

Intel • Hillsboro (OR)

On-site
USD 129,000 - 245,000
Stock bonuses
Health benefits
Retirement plan
+1
Semiconductor Device Modeling Engineer
Semiconductor Device Modeling Engineer

Intel • Santa Clara (CA)

On-site
USD 129,000 - 245,000
Intel Process Integration Engineer - (FE)
Intel Process Integration Engineer - (FE)

Intel • Phoenix (AZ)

On-site
USD 104,000 - 199,000
Stock bonuses
Health insurance
Retirement plan
+1
EDA Tools Hardware Engineer
EDA Tools Hardware Engineer

Intel Corporation • Folsom (CA)

Hybrid
USD 142,000 - 269,000
EDA Tools SW Engineer
EDA Tools SW Engineer

Intel • Austin (TX)

Hybrid
USD 174,000 - 330,000
Stock bonuses
Health insurance
Retirement plan
+1