Silicon Validation Intern: Debug & Characterize Systems

Cadence

San Jose (CA)

On-site

USD 55,000 - 95,000

Full time

14 days+

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Cadence is seeking a Post-Silicon Validation Engineering Intern in San Jose, CA to validate system-level and electrical performance of internal silicon test chips. You will debug issues in close collaboration with analog and digital design teams and deliver characterization reports.

The role emphasizes cross-functional work to ensure product functionality and reliability. The ideal candidate is pursuing an EE degree with 0-2 years of experience, strong communication skills, and the ability to

Qualifications

  • Currently pursuing a Bachelor's or Master's degree in electrical engineering with 0-2 years of relevant work experience.
  • Excellent written and verbal communication skills.
  • Ability to work collaboratively in a team environment.
  • Prior experience in the hardware semiconductor or electronics industry is a plus.
  • Experience with script-based test automation in Python, C or other scripting tools is a plus.
  • Must be able to work full-time hours in San Jose during the Fall and have authorization to work in the US.

Responsibilities

  • Validate system-level and electrical performance of internal silicon test chips.
  • Debug silicon issues in collaboration with analog and digital design teams.
  • Deliver high-quality characterization reports.
  • Work cross-functionally to ensure product functionality and reliability.
  • Drive system and electrical testing efforts for identifying silicon issues and aiding in debugging.

Skills

Analog & Digital Electronics
RTL
Signal Integrity
Control Systems
Python
C

Education

Bachelor's or Master's in Electrical Engineering

Tools

Python
C

Job description

Cadence is seeking a Post-Silicon Validation Engineering Intern in San Jose, CA to validate system-level and electrical performance of internal silicon test chips. You will debug issues in close collaboration with analog and digital design teams and deliver characterization reports.

The role emphasizes cross-functional work to ensure product functionality and reliability. The ideal candidate is pursuing an EE degree with 0-2 years of experience, strong communication skills, and the ability to

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Silicon Validation & Characterization Intern (Fall, SJ)
Silicon Validation & Characterization Intern (Fall, SJ)

Cadence • San Jose (CA)

On-site
USD 55,000 - 95,000
Bonus
Equity
Benefits
Post-Silicon Validation Intern: Characterization & Debug
Post-Silicon Validation Intern: Characterization & Debug

Cadence Design Systems • San Jose (CA)

On-site
USD 55,000 - 95,000
Intern - Characterization and Support (Fall 2026)
Intern - Characterization and Support (Fall 2026)

Cadence Design Systems • San Jose (CA)

On-site
USD 55,000 - 95,000
Intern Characterization and Support Fall 2026
Intern Characterization and Support Fall 2026

Cadence • San Jose (CA)

On-site
USD 55,000 - 95,000
Bonus
Equity
Benefits
Intern - Characterization and Support (Fall 2026)
Intern - Characterization and Support (Fall 2026)

Cadence • San Jose (CA)

On-site
USD 55,000 - 95,000
Silicon Validation Engineer — Board & Protocols Expert
Silicon Validation Engineer — Board & Protocols Expert

Quest Global • San Jose (CA)

On-site
USD 90,000 - 120,000
Design Verification Intern: Silicon Debug & Validation
Design Verification Intern: Silicon Debug & Validation

Intel Corporation • Santa Clara (CA)

On-site
USD 106,000 - 107,000
Stock bonuses
Health, retirement, and vacation
Post-Silicon Validation Engineer
Post-Silicon Validation Engineer

I2Intech LLC • San Jose (CA)

On-site
USD 130,000 - 180,000
Senior ASIC Validation Engineer - Post-Silicon Software
Senior ASIC Validation Engineer - Post-Silicon Software

Cisco Systems, Inc. • San Jose (CA)

On-site
USD 168,000 - 245,000
Medical, dental, vision insurance
401(k) with Cisco matching
Paid parental leave
+1
Silicon Validation Engineer
Silicon Validation Engineer

Quest Global • San Jose (CA)

On-site
USD 90,000 - 120,000