Signal Integrity Engineer: 2.5D/3D Interconnects & Sign-Off

Broadcom Inc.

San Jose, Northern (CA, KY)

Hybrid

USD 144,000 - 230,000

Full time

8 days ago
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Benefits offered by this job

Discretionary bonus
Equity grants
401(k) match

Job summary

Broadcom Inc. in San Jose, CA seeks an experienced SI/PI engineer to drive sign-off for next‑gen ASIC interconnects, including 2.5D/3D packaging. You will perform timing sign‑offs, EM extraction, and PDN/PDN analysis, collaborating with R&D, IP, customers, and manufacturing partners.

The role blends AE and R&D duties, requires TCL/Python scripting, and experience with DDR/LPDDR or HBM SI/PI sign-off flows. Base salary ranges from USD 143,800 to 230,000 plus equity and benefits.

Qualifications

  • Experience with SI/PI sign-off of DDR/LPDDR/HBM interfaces.
  • Ability to manage multiple customers and projects under tight timelines.
  • Strong scripting (TCL/Python) to automate sign-off tasks.

Responsibilities

  • Mask based timing signoff using time domain simulations (SPICE).
  • Electromagnetic extraction and modeling of signal and power delivery channels (PCB, Package, Interposers).
  • AC and transient analysis of Power Distribution Networks.
  • IO channel analysis and pre-layout transceiver modeling.
  • Automate sign-off processes and improve tool accuracy with EDA vendors.
  • Prepare results, presentations, and sign-off reports for customers and internal teams.

Skills

SI/PI engineering
Parallel interfaces
TCL scripting
Python scripting
DDR/LPDDR
HBM SI/PI
EM extraction
Pre-layout modeling
Sign-off reports
EDA tool flow

Education

Bachelor's degree in EE/CS
Masters preferred

Tools

SPICE
EDA tools

Job description

Broadcom Inc. in San Jose, CA seeks an experienced SI/PI engineer to drive sign-off for next‑gen ASIC interconnects, including 2.5D/3D packaging. You will perform timing sign‑offs, EM extraction, and PDN/PDN analysis, collaborating with R&D, IP, customers, and manufacturing partners.

The role blends AE and R&D duties, requires TCL/Python scripting, and experience with DDR/LPDDR or HBM SI/PI sign-off flows. Base salary ranges from USD 143,800 to 230,000 plus equity and benefits.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior SI/PI Engineer - 3D/2.5D IC Interconnects
Senior SI/PI Engineer - 3D/2.5D IC Interconnects

Broadcom • San Jose (CA)

On-site
USD 144,000 - 230,000
Annual bonus
Equity grants
Comprehensive benefits
Signal Integrity Engineer
Signal Integrity Engineer

Broadcom • San Jose (CA)

On-site
USD 144,000 - 230,000
Annual bonus
Equity grants
Comprehensive benefits
Signal Integrity Engineer
Signal Integrity Engineer

Broadcom Inc. • San Jose (CA), Northern (KY)

On-site
USD 144,000 - 230,000
Discretionary bonus
Equity grants
401(k) match
Senior Physical Design Engineer – 2.5D/3D IC Interconnects
Senior Physical Design Engineer – 2.5D/3D IC Interconnects

Broadcom Inc. • San Jose (CA)

Hybrid
USD 144,000 - 230,000
Medical insurance
Dental & Vision
401(k) with company match
+5
ASIC Packaging SI/PI Engineer - Hybrid (San Jose)
ASIC Packaging SI/PI Engineer - Hybrid (San Jose)

Cisco • San Jose (CA)

On-site
USD 150,000 - 230,000
Medical, dental and vision insurance
401(k) with Cisco matching
Paid parental leave
+1
High-Speed ASIC Packaging & SI/PI Engineer (2.5D)
High-Speed ASIC Packaging & SI/PI Engineer (2.5D)

020 Cisco Systems, Inc. • San Jose (CA)

On-site
USD 155,000 - 223,000
SI/PI Lead for ASIC Packaging
SI/PI Lead for ASIC Packaging

Cisco Systems, Inc. • San Jose (CA)

Hybrid
USD 214,000 - 310,000
ASIC Packaging Signal/Power Integrity Engineer [Hybrid]
ASIC Packaging Signal/Power Integrity Engineer [Hybrid]

Anysilicon • San Jose (CA), Northern (KY)

On-site
USD 120,000 - 190,000
Senior ASIC Packaging SI/PI Engineer (Hybrid)
Senior ASIC Packaging SI/PI Engineer (Hybrid)

Anysilicon • San Jose (CA), Northern (KY)

Hybrid
USD 120,000 - 190,000
High-Speed ASIC Packaging & SI/PI Engineer
High-Speed ASIC Packaging & SI/PI Engineer

Cisco Systems, Inc. • San Jose (CA)

On-site
USD 155,000 - 223,000