Senior SoC RTL Design Engineer (remote)

California Jobs; San Diego (CA); Remote; USD 120,000 - 180,000; Full time

Job summary

A leading company is seeking a Senior RTL Design Engineer to work remotely. The role involves designing and integrating SoC blocks and requires extensive experience in RTL design along with proficiency in SystemVerilog, Verilog, and various EDA tools. This full-time position includes benefits such as 401k and stock options, providing a great opportunity for growth in a collaborative environment.

Benefits

Benefits

401k

Stock Options

Qualifications

• 10+ years of SoC design/architecture experience required.
• Strong problem-solving and debugging capabilities.
• Familiarity with asynchronous logic design is a plus.

Responsibilities

• Design, implement and integrate complex SoC blocks.
• Develop micro-architecture specifications based on the SoC requirements.
• Resolve RTL and GLS failures at block and chip level.

Skills

SystemVerilog

Verilog

Python

Perl

Tcl

Logic Synthesis

Static Timing Analysis

SoC Design Flow

Debugging

Education

BSEE/MSEE

Tools

EDA Tools

Job description

Senior RTL Design Engineer
Remote / work from home
US Citizen or US Permanent Resident
Full-time/employee + Benefits + 401k + Stock Options

Responsibilities:
• Participate in architectural feasibility studies
• Develop micro-architecture specifications based on the SoC requirements
• Design, implement and integrate complex SoC blocks
• Develop block-level test cases to deliver fully functional designs
• Develop synthesis constraints and resolve timing issues
• Resolve Lint, CDC, and DFT related issues
• Identify and resolve RTL and GLS failures at block and chip level
• Participate in ECO implementation
• Assist with silicon bring-up

Required Skills & Experience:
• BSEE/MSEE with 10+ years of SoC design/architecture experience
• RTL Design including HVLs and HDLs (SystemVerilog, Verilog)
• Third Party IP Integration experience
• Logic synthesis and static timing analysis
• SoC design flow including chip-level design, block/IP design and behavioral modeling
• Modeling SoC architectures with FPGAs
• Working knowledge of standard bus protocols such as AXI/AMBA/TileLink
• Experience with RISC-V architecture
• Working knowledge of PCIe and DDR
• Clock domain crossing methodologies
• Scripting languages such as Python, Perl, Tcl, shell, etc.
• Strong familiarity with EDA tools
• Strong problem solving and debugging capabilities
• Working knowledge of SoC design with CHISEL is a plus
• Asynchronous logic design is a plus

About the company

Notice

Talentify is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, or protected veteran status.

Talentify provides reasonable accommodations to qualified applicants with disabilities, including disabled veterans. Request assistance at [e-mail] or 407-000-0000.

Federal law requires every new hire to complete Form I-9 and present proof of identity and U.S. work eligibility.

An Automated Employment Decision Tool (AEDT) will score your job-related skills and responses. Bias-audit & data-use details: www.talentify.io/bias-audit-report . NYC applicants may request an alternative process or accommodation at [e-mail] or 407-000-0000.