Senior Silicon Validation Engineer for ML Hardware

Jobtailor

California (MO)

On-site

USD 140,000 - 210,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Jobtailor is seeking a Senior Hardware Validation Engineer in the United States to lead validation across silicon and firmware platforms. You will apply expertise in RTL simulation, emulation, and silicon failure analysis to validate GPUs, PCIe, HBM, and ML hardware architectures.

You will collaborate with cross-functional teams, validate BIOS/BMC drivers, and contribute to CI/CD and complex debugging workflows using industry-standard tools.

Qualifications

  • 5+ years of programming with at least one software language
  • Bachelor's degree or above in computer science, computer engineering, or related field
  • Strong programming skills (Python, Lua, C/C++, Rust, Go, etc)
  • Solid understanding of computer architecture and chip/system validation methodologies
  • Firmware testing and/or development (BIOS, BMC, drivers)
  • Domain expertise in PCIe, HBM, GPUs, neural networks, ML HW architecture
  • Knowledge of the full validation lifecycle from RTL simulation to silicon failure analysis and debugging
  • Experience with Linux environments and Git
  • Experience with server hardware and debug tools
  • Experience with machine learning hardware/software architecture
  • Experience with CI/CD
  • Experience with EDA simulations or emulation

Responsibilities

  • Validate and debug silicon implementations in collaboration with cross-functional teams
  • Perform firmware testing and development (BIOS, BMC, drivers)
  • Work with RTL simulation and emulation tools across the validation lifecycle
  • Evaluate ML hardware/software architectures and related tooling
  • Contribute to validation plans and issue triage from RTL to silicon

Skills

Python
C/C++
Rust
Go
Lua
SystemVerilog/UVM
Linux
Git

Education

Bachelor's degree in CS/CE or related field

Tools

RTL simulation (SystemVerilog/UVM)
VCS
Questa
Xcelium
Palladium
Zebu
Veloce
Linux environments
CI/CD
EDA simulations/emulation

Job description

Jobtailor is seeking a Senior Hardware Validation Engineer in the United States to lead validation across silicon and firmware platforms. You will apply expertise in RTL simulation, emulation, and silicon failure analysis to validate GPUs, PCIe, HBM, and ML hardware architectures.

You will collaborate with cross-functional teams, validate BIOS/BMC drivers, and contribute to CI/CD and complex debugging workflows using industry-standard tools.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Hardware Validation Engineer - ML Hardware & AI Compute
Hardware Validation Engineer - ML Hardware & AI Compute

Google • Sunnyvale (CA)

On-site
USD 105,000 - 151,000
Post-Silicon Systems Software Validation Engineer
Post-Silicon Systems Software Validation Engineer

Jobtailor • California (MO)

On-site
USD 140,000 - 210,000
Senior TPU Validation Engineer — ML Hardware & Equity
Senior TPU Validation Engineer — ML Hardware & Equity

Google • Mountain View (CA)

On-site
USD 163,000 - 236,000
Equity
Benefits
Senior Silicon Validation Engineer — AI/GPU Bring-up Lead
Senior Silicon Validation Engineer — AI/GPU Bring-up Lead

NVIDIA • California (MO)

On-site
USD 168,000 - 265,000
Comprehensive benefits package
Equity opportunities
Post-Silicon Validation Engineer – ML Accelerator
Post-Silicon Validation Engineer – ML Accelerator

Amazon • Austin (TX)

On-site
USD 143,700 - 194,400
Health insurance
Life insurance
Employee assistance program
+4
Senior Post-Silicon Validation Engineer – Networking ASICs
Senior Post-Silicon Validation Engineer – Networking ASICs

Jobtailor • San Jose (CA)

On-site
USD 150,000 - 190,000
Post-Silicon ML Accelerator Validation Engineer
Post-Silicon ML Accelerator Validation Engineer

Amazon • Austin (TX)

On-site
USD 144,000 - 194,000
RSUs
Sign-on bonus
Health insurance
+1
Lead Silicon Bring-Up & Validation Engineer
Lead Silicon Bring-Up & Validation Engineer

Doist • Mountain View (CA)

On-site
USD 170,000 - 475,000
Health insurance
Paid time off
Parental leave
+3
SoC Failure Analysis Lead — Hardware & Validation
SoC Failure Analysis Lead — Hardware & Validation

Jobtailor • San Jose (CA)

On-site
USD 140,000 - 210,000
Silicon Validation Engineer
Silicon Validation Engineer

Socket.dev • Santa Clara (CA)

On-site
USD 110,000 - 150,000