Lead Silicon Bring-Up & Validation Engineer

Doist

Mountain View (CA)

On-site

USD 170,000 - 475,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Health insurance
Paid time off
Parental leave
Professional development budget
Remote work options
401(k) retirement

Job summary

MatX is seeking silicon micro-architects and design engineers to bring up and validate powerful silicon for GenAI workloads. You will own end-to-end validation, from first power-on through production readiness, coordinating across DV, emulation, and lab validation to ensure robust, high-performance silicon in a fast-paced environment.

Ideal candidates have strong hands-on experience with SoCs, post-silicon bring-up, and hardware-firmware interactions, plus scripting in Python and C/C++. U.S.

Qualifications

  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, Computer Science, or equivalent practical experience.
  • Strong hands-on experience in silicon validation, post-silicon bring-up, hardware emulation, Top-level DV, or a closely related field.
  • Experience validating complex SoCs, accelerators, compute devices, or highly integrated silicon products.
  • Strong understanding of digital hardware, SoC architecture, and hardware-firmware interactions.
  • Proven ability to debug complex failures across hardware, firmware, software, package, and validation-environment boundaries.

Responsibilities

  • Own silicon bring-up and validation activities from first power-on through feature validation, characterization, qualification, and production readiness.
  • Develop and execute validation plans for chip-level and SiP-level functionality, performance, reliability, and system behavior.
  • Validate power-up, initialization, boot, reset, recovery, power-management, and error-handling flows.
  • Validate compute, memory, interconnect, data-movement, high-speed interface, and package-level functionality.
  • Create and execute high-stress workloads that exercise bandwidth, latency, concurrency, coherency, error handling, and long-duration operation.
  • Work across DV, Palladium emulation, lab validation, and package validation to shift validation left and improve correlation between environments.
  • Reuse and adapt validation scenarios across simulation, emulation, and silicon where practical.
  • Bring up complex hardware and debug failures using registers, logs, traces, waveforms, firmware output, diagnostics, protocol analyzers, and lab equipment.
  • Analyze failures across RTL, firmware, drivers, software, board, package, and silicon boundaries.
  • Collaborate with architecture and design teams to understand intended behavior, microarchitecture, performance expectations, and available debug mechanisms.
  • Track validation coverage, execution status, failures, risks, and readiness against product milestones.

Skills

Silicon validation
Hardware debugging
Python scripting
Lab troubleshooting
C/C++ debugging
DV/Emulation

Education

Bachelor's or Master's in Electrical/Computer Engineering or CS

Tools

Cadence Palladium
Oscilloscopes
Waveform analyzers
JTAG/protocol analyzers

Job description

MatX is seeking silicon micro-architects and design engineers to bring up and validate powerful silicon for GenAI workloads. You will own end-to-end validation, from first power-on through production readiness, coordinating across DV, emulation, and lab validation to ensure robust, high-performance silicon in a fast-paced environment.

Ideal candidates have strong hands-on experience with SoCs, post-silicon bring-up, and hardware-firmware interactions, plus scripting in Python and C/C++. U.S.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Silicon Validation Engineer — Hybrid, Equity & Benefits
Silicon Validation Engineer — Hybrid, Equity & Benefits

MatX Inc. • Mountain View (CA)

Hybrid
USD 160,000 - 600,000
4 weeks PTO (accrued)
12 company holidays
Up to 3 weeks remote work
+1
Silicon Verification Engineer (SystemVerilog, ABV)
Silicon Verification Engineer (SystemVerilog, ABV)

MatX • Mountain View (CA)

On-site
USD 160,000 - 600,000
PTO 4 weeks
Company holidays
Remote work up to 3 weeks
+3
Senior Silicon Microarchitecture Engineer
Senior Silicon Microarchitecture Engineer

MatX • Mountain View (CA)

Hybrid
USD 120,000 - 600,000
Health, Dental, Vision, and Life insurance
4 weeks paid time off
401(k) with 5% company contribution
+3
Silicon Verification Engineer — Remote-Friendly AI Compute
Silicon Verification Engineer — Remote-Friendly AI Compute

MatX Inc. • Mountain View (CA)

Hybrid
USD 250,000 - 600,000
4 weeks PTO
Holidays
Up to 3 weeks remote work
+1
Lead Silicon Bringup & Validation Engineer
Lead Silicon Bringup & Validation Engineer

Lyte AI Inc. • Sunnyvale (CA)

On-site
USD 170,000 - 250,000
Competitive salary
Equity
Medical coverage
+2
Hybrid SOC Micro-Architect & RTL Design Engineer
Hybrid SOC Micro-Architect & RTL Design Engineer

MatX • Mountain View (WY)

On-site
USD 120,000 - 600,000
Equity
Health insurance
Paid time off
+6
Silicon Validation Engineer
Silicon Validation Engineer

MatX Inc. • Mountain View (CA)

Hybrid
USD 160,000 - 600,000
4 weeks PTO (accrued)
12 company holidays
Up to 3 weeks remote work
+1
SoC Design Verification Engineer | Remote Options + Equity
SoC Design Verification Engineer | Remote Options + Equity

MatX • Mountain View (CA)

Hybrid
USD 160,000 - 600,000
4 weeks PTO
12 holidays
Up to 3 weeks remote work
+10
Senior System Software Engineer for High-Performance Silicon
Senior System Software Engineer for High-Performance Silicon

MatX Inc. • Mountain View (CA)

Hybrid
USD 200,000 - 500,000
4 weeks PTO
12 company holidays
up to 3 weeks remote work
+3
Post-Silicon Validation Engineer: Mixed-Signal & Automation
Post-Silicon Validation Engineer: Mixed-Signal & Automation

Unconventional AI • Palo Alto (CA)

On-site
USD 150,000 - 210,000
Health benefits
401(k) matching
Unlimited PTO
+1