Senior RTL Engineer

Oho Group

San Francisco (CA)

On-site

USD 150,000 - 200,000

Full time

16 hours ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Oho Group is seeking a Senior RTL Design Engineer in the San Francisco Bay Area to own complex ASIC/SoC clocking and verification tasks. You'll collaborate with leading semiconductor teams in stealth startups, shaping accelerator hardware and memory interfaces.

You’ll drive end-to-end design, push for high performance, and grow into leadership and equity opportunities as the company expands.

Qualifications

  • Experience with ASIC/SoC design principles at senior level.
  • Understanding of broader chip design elements and interfaces.
  • Willingness to hands-on in fast-moving startup settings.
  • Prior work with AI/LLM systems and memory/fabric interconnect is a plus.

Responsibilities

  • Collaborate with leaders from top semiconductor companies.
  • Lead projects end-to-end across the full chip lifecycle.
  • Develop into leadership and equity opportunities as the company grows.
  • Contribute to democratising and innovating next-gen technology.

Skills

ASIC/SoC design
High-speed protocols
AI/LLM systems
Startup environment

Job description

Senior RTL Design Engineer - Accelerator Startups - San Francisco Bay Area

I'm working closely with a number of stealth startups in the Bay Area currently looking for senior RTL design engineers to work on next-level AI accelerator technology. Holding lots of responsibility within a small but high-calibre team of industry leaders, you'll own your own design work alongside collaborating closely with physical design, verification and leadership teams.

What you need
  • Strong experience across ASIC and SoC design principles
  • A broad understanding of the wider elements of chip design.
  • Ready to get hands-on in a fast-moving and high-ownership startup environment
  • Prior work with AI/LLM systems and memory/fabric interconnect is a plus, alongside familiarity with high-speed protocols.
What you'll be doing
  • Work closely with industry leaders picked from the top semiconductor companies
  • Lead projects end-to-end and work cross-functionally across the full chip lifecycle
  • Develop into a role with leadership and equity upside as the company grows
  • Rather than just supporting already dominant systems, you'll be central in democratising and innovating the next generation of technology
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior RTL Design Engineer
Senior RTL Design Engineer

Oho Group • San Francisco (CA)

On-site
USD 140,000 - 190,000
Senior RTL Design Engineer — AI Accelerator, Equity Upside
Senior RTL Design Engineer — AI Accelerator, Equity Upside

Oho Group • San Francisco (CA)

On-site
USD 150,000 - 200,000
Staff ASIC Design Engineer
Staff ASIC Design Engineer

Oho Group • San Jose (CA)

On-site
USD 180,000 - 250,000
Founding RTL Design Engineer: AI-Driven Microarchitecture
Founding RTL Design Engineer: AI-Driven Microarchitecture

Kindredventures • Palo Alto (CA)

On-site
USD 120,000 - 160,000
Competitive salary
Meaningful equity stake
Fast-paced startup environment
RTL Design Engineer for AI Accelerator SoC
RTL Design Engineer for AI Accelerator SoC

Mentium Technologies Inc. • Santa Barbara (CA)

On-site
USD 140,000 - 220,000
401(k)
Flexible PTO
Full PPO medical, dental, and vision
Lead ASIC RTL Design Engineer
Lead ASIC RTL Design Engineer

10xTalents • San Francisco (CA)

On-site
USD 130,000 - 160,000
ASIC Design Engineer
ASIC Design Engineer

Oho Group • San Francisco (CA)

On-site
USD 225,000 - 275,000
Equity package
RTL Design Tech Lead (ASIC/SoC)
RTL Design Tech Lead (ASIC/SoC)

MRL Consulting Group Ltd. • California (MO)

On-site
USD 220,000 - 250,000
Fully covered medical, dental, and vision insurance
Equity
401(k) matching
+1
Staff RTL Engineer
Staff RTL Engineer

Oho Group • San Jose (CA)

On-site
USD 130,000 - 160,000
Founding RTL Architect - AI Accelerator Microarchitecture
Founding RTL Architect - AI Accelerator Microarchitecture

Architect • Palo Alto (CA)

On-site