Senior Pre-Silicon Verification Engineer, Infinity Fabric

AMD

Santa Clara (CA)

Hybrid

USD 150,000 - 210,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Benefits at a glance

Job summary

AMD in Santa Clara, CA is seeking a senior pre-silicon verification engineer to verify configurable switches and die-to-die interconnect within Infinity Fabric. You will drive verification strategy, partner with architects and firmware leads, and own verification planning for critical areas.

You will develop scalable verification environments using SystemVerilog and UVM, analyze coverage, and mentor junior engineers across time zones. Hybrid work model with strong collaboration required.

Qualifications

  • IP level ASIC verification experience.
  • Debugging firmware and RTL using simulation tools.
  • Proficient with UVM testbenches, Linux and Windows environments.
  • Experience with Verilog, SystemVerilog, C and C++.
  • Developing UVM-based verification frameworks and testbenches, processes and flows.
  • Automating workflows in a distributed compute environment.

Responsibilities

  • Define and drive verification strategy for complex GPU features or subsystems with cross-project and cross-product impact.
  • Partner with architects, RTL, and firmware leads to influence feature definition and verification approach early in the design cycle.
  • Own verification planning and execution for technically critical areas, including risk identification and mitigation strategies.
  • Lead development of robust, scalable verification environments and methodologies (directed and constrained-random testing with SystemVerilog and UVM).
  • Resolve complex verification challenges, often needing new approaches or extensions to processes and infrastructure.
  • Analyze functional and code coverage at system level and drive coverage closure strategies.
  • Improve verification processes, tools, and workflows to boost productivity and quality.
  • Coordinate and technically lead small verification efforts within larger programs and align stakeholders.
  • Mentor and coach junior and senior engineers, serving as a technical resource.

Skills

Team player
Communication skills
Analytical thinking
Problem solving
Mentoring

Education

BS or MS in Electrical Engineering / Computer Engineering / Computer Science

Tools

SystemVerilog
UVM
C/C++
Linux
Windows

Job description

AMD in Santa Clara, CA is seeking a senior pre-silicon verification engineer to verify configurable switches and die-to-die interconnect within Infinity Fabric. You will drive verification strategy, partner with architects and firmware leads, and own verification planning for critical areas.

You will develop scalable verification environments using SystemVerilog and UVM, analyze coverage, and mentor junior engineers across time zones. Hybrid work model with strong collaboration required.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Verification Engineer, Infinity Fabric
Senior Verification Engineer, Infinity Fabric

AMD • Santa Clara (CA)

On-site
USD 120,000 - 150,000
Infinity Fabric Senior Staff Pre-Si Verification Engineer
Infinity Fabric Senior Staff Pre-Si Verification Engineer

AMD • Santa Clara (CA)

On-site
USD 120,000 - 150,000
Infinity Fabric Senior Staff Pre-Si Verification Engineer
Infinity Fabric Senior Staff Pre-Si Verification Engineer

AMD • Santa Clara (CA)

Hybrid
USD 150,000 - 210,000
Benefits at a glance
Design Verification Engineer
Design Verification Engineer

Themesoft Inc. • Austin (TX)

On-site
USD 120,000 - 150,000
Design Verification Engineer (Data Fabric Verification Engineer)
Design Verification Engineer (Data Fabric Verification Engineer)

iFlow Inc. • Sunnyvale (CA)

On-site
USD 110,000 - 150,000
Senior Pre-Silicon IP Verification Engineer
Senior Pre-Silicon IP Verification Engineer

Synopsys Inc • Austin (TX)

On-site
USD 120,000 - 180,000
Silicon Design Verification Engineer - Hybrid (ASIC/SoC)
Silicon Design Verification Engineer - Hybrid (ASIC/SoC)

Advanced Micro Devices • San Jose (CA)

Hybrid
USD 120,000 - 190,000
Pre-Silicon Verification Architect | UVM/Formal
Pre-Silicon Verification Architect | UVM/Formal

Intel Corporation • Folsom (CA)

Hybrid
USD 164,000 - 232,000
Competitive pay
Stock bonuses
Health, retirement, and vacation.
SoC Verification Engineer — Hybrid, Presilicon Expert
SoC Verification Engineer — Hybrid, Presilicon Expert

Intel • Santa Clara (CA)

Hybrid
USD 141,000 - 201,000
Health insurance
Retirement plan
Paid time off
Principal Verification Engineer
Principal Verification Engineer

OSI Engineering • United States

Hybrid
USD 170,000 - 196,000