Senior Power Integrity (PI) Analysis Engineer

MediaTek

Austin (TX)

On-site

USD 152,400 - 254,500

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Comprehensive health insurance coverage
401(k) and more
Parental leave

Job summary

MediaTek is looking for a Senior Power Integrity Analysis Engineer in Austin, TX, to own IR-drop sign-off and power grid implementation for high-performance CPU blocks. The ideal candidate will have 5+ years of experience in power integrity and expertise in IR drop analysis on advanced process nodes.

This position offers a competitive salary ranging from $152,400 to $254,500 annually, along with comprehensive health benefits and performance bonuses.

Qualifications

  • 5+ years of hands‑on power integrity experience on high‑performance CPU or similar high‑speed designs.
  • Proven advanced‑node tape‑out experience (sub‑7 nm required).

Responsibilities

  • Own block‑level IR drop sign‑off and power grid implementation for CPU blocks.
  • Set up PI analysis environments, including package models and bump/ball map configurations.
  • Define power grid requirements in close collaboration with physical design teams.

Skills

Power integrity experience
Static and dynamic IR drop analysis
Scripting skills in Tcl, Python, or Perl
Deep expertise in advanced process nodes
Familiarity with low‑power design methodologies

Education

Bachelor’s or Master’s degree in Electrical Engineering

Tools

Cadence Voltus
Synopsys RedHawk‑SC

Job description

Job Description

MediaTek is a global fabless semiconductor industry leader, providing solutions from the edge to the cloud and powering over 2 billion connected devices every year. Established in 1997, our leading‑edge technologies keep the world connected and enhance everyday life. At the forefront of innovation, MediaTek drives advancements in transformative technologies such as AI, 5G/6G, and Wi‑Fi 8. Our high‑performance, power‑efficient solutions form the foundation for a smarter, more connected world, enabling devices from smartphones, smart homes, AI PCs to high‑performance computing, automotive, and AI data centers. As a trusted partner to the world’s leading brands, we are committed to ensuring access to world‑class technology for everyone. Our dedication to accelerating AI underscores our mission to enrich the future of humanity.

About the Role

Power integrity is becoming a first‑order design constraint at advanced technology nodes. As a Senior Power Integrity (PI) Analysis Engineer, you will own IR‑drop sign‑off and power grid implementation for high‑performance CPU blocks, bridging physical design and system‑level power delivery to ensure robust, silicon‑proven voltage margins.

What You’ll Do
  • Own block‑level IR drop sign‑off (static and dynamic) and power grid implementation for CPU blocks.
  • Set up PI analysis environments, including package models and bump/ball map configurations.
  • Define power grid requirements in close collaboration with physical design teams.
  • Drive power grid architecture decisions to meet sign‑off criteria across all operating points.
  • Deliver CPM models for SoC‑level integration and customer power delivery modeling.
  • Develop, document, and champion advanced PI methodologies through MediaTek’s worldwide PI forum.
  • Collaborate with package, board, and PMIC teams to ensure end‑to‑end power delivery integrity.

Location: San Jose, CA / Austin, TX

Main Requirements and Qualifications

Core Qualifications:

  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field.
  • 5+ years of hands‑on power integrity experience on high‑performance CPU or similar high‑speed designs.
  • Deep expertise in static and dynamic IR drop analysis on advanced process nodes (5 nm or below).
  • Experience with hierarchical PI analysis, multi‑voltage domains, and multi‑clock architectures.
  • Knowledge of multi‑OPP sign‑off, including resolving IR/timing conflicts driven by congestion and clock variation.
  • Familiarity with low‑power design methodologies (CPF/UPF, power gating, DVFS).
  • Proficiency with Cadence Voltus and/or Synopsys RedHawk‑SC.
  • Strong scripting skills in Tcl, Python, or Perl.
  • Proven advanced‑node tape‑out experience (sub‑7 nm required; sub‑3 nm a plus).

Nice to Have:

  • Power integrity experience with ARM Cortex‑A or custom CPU designs.
  • Familiarity with physical design and STA flows (synthesis, place‑and‑route, timing sign‑off).
  • Experience with package and PCB co‑simulation for power delivery network analysis.
Compensation and Benefits

Salary range: $152,400–$254,500 annually. Employee may be eligible for performance bonus, short‑ and long‑term incentive programs. Actual total compensation will be dependent on the individual’s skills, experience, and qualifications.

MediaTek provides a variety of benefits including comprehensive health insurance coverage, life and disability insurance, savings plan, company‑paid holidays, sick leave, vacation time, parental leave, 401(k) and more.

Equal Opportunity Statement

MediaTek is an Equal Opportunity Employer that is committed to inclusion and diversity to all, regardless of age, ancestry, color, disability (mental and physical), exercising the right to family care and medical leave, gender, gender expression, gender identity, genetic information, marital status, medical condition, military or veteran status, national origin, political affiliation, race, religious creed, sex (includes pregnancy, childbirth, breastfeeding and related medical conditions), and sexual orientation.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Power Integrity (PI) Analysis Engineer
Senior Power Integrity (PI) Analysis Engineer

MediaTek Research Lab Inc. • Austin (TX)

On-site
USD 152,000 - 255,000
Performance bonus
Health insurance coverage
401(k) savings plan
Senior CPU Power Delivery Engineer
Senior CPU Power Delivery Engineer

MediaTek Research Lab Inc. • Austin (TX)

On-site
USD 152,000 - 255,000
Comprehensive health insurance
401(k)
Paid time off (PTO)
SI/PI Senior Engineer/Manager
SI/PI Senior Engineer/Manager

MediaTek Research Lab Inc. • San Jose (CA)

On-site
USD 180,000 - 301,000
Health insurance
Life insurance
Disability insurance
+6
Principal Power Management Technical Lead
Principal Power Management Technical Lead

MediaTek Research Lab Inc. • San Jose (CA)

On-site
USD 201,000 - 287,000
Comprehensive health insurance
401K
Paid holidays
+3
Power Management Architect - Data Center Lead
Power Management Architect - Data Center Lead

MediaTek Research Lab Inc. • San Jose (CA)

On-site
USD 201,000 - 287,000
Comprehensive health insurance
401K
Paid holidays
+3
Senior Physical Design Engineer
Senior Physical Design Engineer

MediaTek Research Lab Inc. • Austin (TX)

On-site
USD 128,000 - 218,000
Health insurance
401(k) plan
Paid time off
+1
Senior Physical Design Engineer
Senior Physical Design Engineer

MediaTek • Austin (TX)

On-site
USD 128,000 - 218,000
Health insurance
Life and disability insurance
401(k) plan
+2
Package Development/NPI Engineer
Package Development/NPI Engineer

MediaTek • San Jose (CA)

Hybrid
USD 180,000 - 301,000
Comprehensive health insurance
401(k) plan
Paid holidays
Power Management IC Design Engineer
Power Management IC Design Engineer

MediaTek • San Diego (CA)

On-site
USD 138,000 - 247,000
Health insurance
Life and disability insurance
Paid time off (PTO)
+2
Package Development/NPI Engineer
Package Development/NPI Engineer

MediaTek Research Lab Inc. • San Jose (CA)

Hybrid
USD 180,000 - 301,000
Comprehensive health insurance
401(k)
Paid holidays and vacation time