Senior Physical Design Engineer - High-Performance PHY

Apple

Cupertino (CA)

Sur place

USD 126 800 - 190 900

Plein temps

14 jours+
Générateur de candidature

Transformez ce poste en entretien — un CV et une lettre de motivation conçus selon ce que cet employeur recherche.

Passez les filtres ATS

Avantages offerts par ce poste

Comprehensive medical and dental coverage
Retirement benefits
Discounted products and free services
Tuition reimbursement for education

Résumé du poste

A leading technology company is seeking a forward-thinking Physical Design Engineer in Cupertino, CA. The role includes contributing to all aspects of physical design, generating timing constraints, and developing high performance low power clock networks. Ideal candidates will have deep design experience in PHY and/or SOC designs and strong knowledge of industry standards. Base pay ranges from $126,800 to $190,900, along with comprehensive benefits and stock options.

Qualifications

  • Deep design experience in high PHY and/or SOC designs.
  • Deep knowledge about industry standards in Physical Design.
  • Strong understanding of Physical construction and Verification.

Responsabilités

  • Contribute to phases of physical design from RTL to GDSII delivery.
  • Generate static timing constraints and build floor-plans.
  • Perform block-level place and route to meet design constraints.
  • Run Physical Design verification flow and assist in methodologies.

Connaissances

Design experience in high PHY and/or SOC designs
Knowledge about industry standards in Physical Design
Experience in developing Power-grid and Clock specifications
Understanding of Physical construction and Integration
Knowledge of HDL languages like Verilog
Understanding of scripting languages such as Perl/Tcl
Knowledge of Physical Design Verification methodology

Outils

Physical Design & Synthesis tools

Description du poste

A leading technology company is seeking a forward-thinking Physical Design Engineer in Cupertino, CA. The role includes contributing to all aspects of physical design, generating timing constraints, and developing high performance low power clock networks. Ideal candidates will have deep design experience in PHY and/or SOC designs and strong knowledge of industry standards. Base pay ranges from $126,800 to $190,900, along with comprehensive benefits and stock options.
Obtenez votre examen gratuit et confidentiel de votre CV.

ou faites glisser et déposez votre fichier ici.

Similar jobs

Postes similaires à comparer

Senior Physical Design Engineer - High-Performance PHY
Senior Physical Design Engineer - High-Performance PHY

Apple Inc. • Sunnyvale (CA)

Sur place
USD 184 700 - 324 800
Physical Design Engineer
Physical Design Engineer

Apple Inc. • San Francisco (CA)

Sur place
USD 150 400 - 277 600
Senior Physical Design Engineer - PPA, CAD & Scripting
Senior Physical Design Engineer - PPA, CAD & Scripting

TSMC - Taiwan Semiconductor Manufacturing Company Limited • California (MO)

Hybride
USD 108 000 - 167 500
Comprehensive benefits
Extensive development opportunities
Market competitive pay
Physical Design Engineer: High-Performance, Low-Power PHY
Physical Design Engineer: High-Performance, Low-Power PHY

Apple Inc. • San Francisco (CA)

Sur place
USD 150 400 - 277 600
Physical Design Engineer
Physical Design Engineer

Apple Inc. • Sunnyvale (CA)

Sur place
USD 184 700 - 324 800
Physical Design Engineer (Sunnyvale, CA)
Physical Design Engineer (Sunnyvale, CA)

Tachyum • Sunnyvale (CA)

Sur place
USD 150 000 - 300 000
Competitive salary
Equity and benefits
International environment
+3
Physical Design Engineer - ASIC/SoC Innovator
Physical Design Engineer - ASIC/SoC Innovator

Qualcomm • San Diego (CA)

Sur place
USD 140 000 - 229 800
Competitive annual discretionary bonus program
Annual RSU grants
Comprehensive benefits package
Senior Physical Design Engineer - 32-bit MCUs & Wireless
Senior Physical Design Engineer - 32-bit MCUs & Wireless

Microchip Technology Inc. • Chandler (AZ)

Sur place
USD 57 000 - 139 000
Health benefits starting on day one
Retirement savings plans
Quarterly bonus payments
+1
Senior Physical Design Engineer - Low-Power SoC
Senior Physical Design Engineer - Low-Power SoC

Innophaseiot • San Diego (CA)

Sur place
USD 180 000 - 240 000
Senior Physical Design Engineer: Tapeouts & Equity
Senior Physical Design Engineer: Tapeouts & Equity

Bolt Graphics, Inc. • Sunnyvale (CA)

Sur place
USD 200 000 - 220 000
Medical, Dental, & Vision insurance premiums covered
Equity - Stock Options
401(k) match