Senior Memory Design Engineer – Lead Embedded SRAM/TCAM

MediaTek Research Lab Inc.

San Jose (CA)

Hybrid

USD 179,000 - 256,000

Full time

2 days ago
Be an early applicant
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Benefits offered by this job

Health insurance
Paid time off (PTO)
Parental leave
401K

Job summary

MediaTek Research Lab Inc. in San Jose seeks a senior memory design engineer to define and design custom memory blocks (SRAM/TCAM) for Cloud AI and data center ASICs.

You will collaborate with product and architecture teams, mentor layout engineers, and drive DV plans across global CAD teams. The ideal candidate has 10+ years in embedded memory design, a PhD or MS in EE, experience with PrimeTime/Nanotime, and scripting in Perl/Python.

Qualifications

  • 10+ years of embedded memory (SRAM/TCAM) design for ASICs or high‑performance processors.
  • PhD or MS in Electrical Engineering.
  • Strong SRAM/TCAM and digital circuit background for advanced nodes.
  • Experience with complete SRAM memory design cycle and compiler development.
  • Supervise layout engineers and coordinate layouts in advanced nodes.
  • Experience with industry tools and DV plans; silicon bring-up knowledge.

Skills

SRAM/TCAM design
Digital circuit design
Perl/Python scripting
Clocked/static circuits

Education

PhD or MS in Electrical Engineering

Tools

PrimeTime
Nanotime
ESPCV

Job description

MediaTek Research Lab Inc. in San Jose seeks a senior memory design engineer to define and design custom memory blocks (SRAM/TCAM) for Cloud AI and data center ASICs.

You will collaborate with product and architecture teams, mentor layout engineers, and drive DV plans across global CAD teams. The ideal candidate has 10+ years in embedded memory design, a PhD or MS in EE, experience with PrimeTime/Nanotime, and scripting in Perl/Python.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Memory Architect for HPC ASICs & Edge AI
Senior Memory Architect for HPC ASICs & Edge AI

MediaTek Research Lab Inc. • San Jose (CA)

Hybrid
USD 221,000 - 301,000
Health insurance
Life insurance
Disability insurance
+5
Sr. Staff Memory Design Engineer
Sr. Staff Memory Design Engineer

MediaTek Research Lab Inc. • San Jose (CA)

Hybrid
USD 179,000 - 256,000
Health insurance
Paid time off (PTO)
Parental leave
+1
Principal Memory Design Engineer/Senior Technical Manager
Principal Memory Design Engineer/Senior Technical Manager

MediaTek Research Lab Inc. • San Jose (CA)

Hybrid
USD 221,000 - 301,000
Health insurance
Life insurance
Disability insurance
+5
Senior SRAM Circuit Designer for AI Chips
Senior SRAM Circuit Designer for AI Chips

NVIDIA Corporation • Santa Clara (CA)

On-site
USD 136,000 - 265,000
Equity
Benefits
Senior Memory Design Engineer
Senior Memory Design Engineer

UANDWE, Inc. • San Jose (CA)

On-site
USD 140,000 - 210,000
Senior SRAM Layout Engineer — Advanced Memory IP (3nm+)
Senior SRAM Layout Engineer — Advanced Memory IP (3nm+)

Tekgence Inc • Santa Clara (CA)

On-site
USD 170,000 - 190,000
Senior Memory Layout Architect for Advanced SRAM Macros
Senior Memory Layout Architect for Advanced SRAM Macros

Infobahn Softworld Inc • Santa Clara (CA)

On-site
USD 180,000 - 240,000
Memory Circuit Design Engineer
Memory Circuit Design Engineer

TetraMem INC • Fremont (CA)

On-site
USD 100,000 - 150,000
Medical Benefits
401(k) Plan
Professional PTO
Memory Architect - SRAM & CRAM for High-Performance SoCs
Memory Architect - SRAM & CRAM for High-Performance SoCs

Lattice Semiconductor • San Jose (CA)

Hybrid
USD 224,000 - 273,000
Senior Memory Architect — High-Speed, Low-Power SRAM
Senior Memory Architect — High-Speed, Low-Power SRAM

Lattice Semiconductor Corp • Nellis Air Force Base Census-Designated Place (NV)

On-site
USD 199,000 - 243,000
Healthcare
Retirement plans
Paid time off