Senior Hardware Circuit Design Engineer-Analog/Mixed-Signal

Teradyne

Tualatin (OR)

On-site

USD 141,000 - 226,000

Full time

7 days ago
Be an early applicant
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Job summary

Teradyne is seeking a Senior Hardware Circuit Design Engineer (Memory Test) in Tualatin, OR. You will own concept-to-production analog and mixed-signal designs for automated test equipment and lead efforts across design, test, and operations to address customer issues.

The ideal candidate has 10+ years in circuit design, expertise in op-amps, high-speed techniques, power electronics, and PCB layout guidance, with strong communication abilities and a collaborative mindset.

Qualifications

  • 10+ years of experience as a circuit design engineer
  • Design expertise in op-amp based circuitry, signal conditioning, filters, stability, compensation networks, control loop
  • Working familiarity with High-Speed Design techniques
  • Expertise in switching power supply design, noise, crosstalk on multi-layer PCBs
  • Experience with high-power signal delivery methods
  • Knowledge of Thermal & Mechanical fundamentals
  • Relevant PCB layout experience to guide CAD personnel
  • Experience with circuit simulation tools (SPICE, ADS, Ansys)
  • Strong communications skills; ability to work with dispersed teams
  • Desire to take on project ownership and inspire junior engineers

Responsibilities

  • Concept-through-production design of analog and mixed-signal instruments
  • Investigate customer-reported problems for root cause evaluation and implement improvements
  • Collaborate with cross-functional teams to drive design, test and operations improvements

Skills

Circuit design
Analog & digital
Op-amp circuits
High-speed design
Power supply design
PCB layout guidance
Circuit simulation
Cross-team collaboration
Leadership
Thermal fundamentals

Education

BSEE or MSEE

Tools

SPICE
ADS
Ansys

Job description

Teradyne is seeking a Senior Hardware Circuit Design Engineer (Memory Test) in Tualatin, OR. You will own concept-to-production analog and mixed-signal designs for automated test equipment and lead efforts across design, test, and operations to address customer issues.

The ideal candidate has 10+ years in circuit design, expertise in op-amps, high-speed techniques, power electronics, and PCB layout guidance, with strong communication abilities and a collaborative mindset.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Hardware Circuit Design Engineer (Memory Test, Teradyne, Tualatin, OR)
Senior Hardware Circuit Design Engineer (Memory Test, Teradyne, Tualatin, OR)

Teradyne • Tualatin (OR)

On-site
USD 141,000 - 226,000
Junior Hardware Design Engineer – PCB & Mixed-Signal
Junior Hardware Design Engineer – PCB & Mixed-Signal

Tektronix • Beaverton (OR)

On-site
USD 64,000 - 119,000
Bonus eligibility
Senior Analog IC Design Engineer – High-Speed Mixed-Signal
Senior Analog IC Design Engineer – High-Speed Mixed-Signal

Teradyne • Agoura Hills (CA)

On-site
USD 155,000 - 248,000
Health benefits
Discretionary bonus plan
Junior Hardware Design Engineer – PCB & Analog
Junior Hardware Design Engineer – PCB & Analog

Ralliant • Beaverton (OR)

On-site
USD 64,000 - 119,000
Bonus or Equity
FPGA Engineering Manager - Memory Test & RTL Lead
FPGA Engineering Manager - Memory Test & RTL Lead

Teradyne • Tualatin (OR)

On-site
USD 171,000 - 274,000
Health and well‑being benefits
Medical insurance
Dental insurance
+5
Sr. Analog Design Engineer (TERADYNE, Agoura Hills, CA)
Sr. Analog Design Engineer (TERADYNE, Agoura Hills, CA)

Teradyne • Agoura Hills (CA)

On-site
USD 155,000 - 248,000
Health benefits
Discretionary bonus plan
Senior Hardware Architect: High-Speed FPGA Systems
Senior Hardware Architect: High-Speed FPGA Systems

Teradyne • San Jose (CA)

On-site
USD 111,300 - 178,200
Medical, dental, and vision insurance
Flexible Spending Accounts
Retirement savings plans
+1
Senior Analog Design Engineer (Teradyne, Agoura Hills, CA))
Senior Analog Design Engineer (Teradyne, Agoura Hills, CA))

Teradyne • Agoura Hills (CA)

On-site
USD 119,000 - 191,000
Health insurance
Dental insurance
Vision coverage
+3
Senior FPGA Architect - Memory Test Solutions
Senior FPGA Architect - Memory Test Solutions

Teradyne • San Jose (CA)

On-site
USD 170,400 - 272,600
Field Applications Engineer: Analog & Mixed-Signal Test
Field Applications Engineer: Analog & Mixed-Signal Test

Teradyne • Reading (MA)

On-site
USD 155,000 - 248,000