Enable job alerts via email!

Senior FPGA Design Engineer

TieTalent

California (MO)

On-site

USD 90,000 - 150,000

Full time

11 days ago

Boost your interview chances

Create a job specific, tailored resume for higher success rate.

Job summary

An innovative company is seeking a Senior Digital Hardware FPGA Design Engineer to enhance next-generation LIDAR systems. This role involves hands-on FPGA development, including micro-architecture design and customer-facing feature implementation. The ideal candidate will have extensive experience in FPGA design, verification, and embedded systems. With a focus on collaboration, you'll work alongside software engineers and ASIC designers to integrate customer feedback into high-impact features. Join a forward-thinking team that values diversity and offers competitive benefits, including comprehensive health plans and a supportive work environment.

Benefits

15 vacation days
10 paid holidays
Paid parental leave
401K match up to 4%
Medical, vision, and dental plans
Life insurance
Short and long-term disability
Dog-friendly workplace
Complimentary dinner catered nightly
Pre-tax commuter accounts

Qualifications

  • 5+ years of experience in FPGA development including HDL code and simulation.
  • Highly proficient in HDLs like Verilog and SystemVerilog.

Responsibilities

  • Define, develop, integrate, and test features across the FPGA stack.
  • Perform hands-on work using laboratory tools for board bring up and troubleshooting.

Skills

FPGA Development
HDL Code Development
C/C++ Programming
Embedded Systems Development
Scripting (TCL, Python, Bash)

Education

Bachelor's in Electrical Engineering
Master's in Electrical Engineering

Tools

Xilinx FPGA Toolchain
Intel FPGA Toolchain
Vivado
Vitis
Version Control (Git)

Job description

At Ouster, we build sensors and tools for engineers, roboticists, and researchers, so they can make the world safer and more efficient. We've transformed LIDAR from an analog device with thousands of components to an elegant digital device powered by one chip-scale laser array and one CMOS sensor. The result is a full range of high-resolution LIDAR sensors that deliver superior imaging at a dramatically lower price. Our advanced sensor hardware and vision algorithms are used in autonomous cars, drones and many other applications. If you're motivated by solving big problems, we're hiring key roles across the company and need your help!

Ouster Inc. is seeking a senior digital hardware FPGA design engineer to build the next-generation of lidar systems. You will work hands-on with hardware and develop new techniques to improve lidar performance. Your effort includes micro-architecture design, implementation, and testing of the customer facing features in FPGA RTL. The ideal candidate will have experience in all aspects of FPGA design, verification, bring up, and debug, as well as ability in scripting and writing basic low-level drivers to accompany said designs.

Responsibilities:Define, develop, integrate, and test features across our FPGA stackGeneral FPGA development including RTL, simulation, high-speed digital design, DSP algorithm development, verification, synthesis, and timing analysis.Perform hands-on work using laboratory tools for board bring up and troubleshooting.Work on high impact customer-facing features and integrate customer feedback in the development processWork cross-functionally with embedded software engineers, other ASIC/FPGA designers, and business leaders on functionality, interfaces, and documentationBuild automation scripts for repetitive tasks to facilitate efficiency and reliabilityQualifications:

Bachelors in Electrical, Computer Engineering or equivalent. Masters is highly desired.5+ years of experience in FPGA development including HDL code development, simulation, test bench development, synthesis, and timing closure.Highly proficient in HDLs like Verilog and SystemVerilog (or VHDL).Proficient in C or C++ programming language.Experience with Xilinx or Intel FPGA toolchain.Strong embedded system development experience in CPU and FPGA based devices such as Xilinx Zynq or Intel Arria devices.Desirable Qualifications:

Familiar with HLS, Vivado and Vitis Tools.Familiarity with DSP and algorithms developmentExperience with leading verification methodologies like UVM.Experience using best practices with version control technologies such as gitExperienced Linux user.Proficient in some scripting languages such as TCL, Python, bash.Experience with industrial safety systems.Experience with Functional Safety development processes.

The base pay will be dependent on your skills, work experience, location, and qualifications. This role may also be eligible for equity & benefits.

We acknowledge the confidence gap at Ouster. You do not need to meet all of theserequirements to be the ideal candidate for this role.

At Ouster we offer a range of competitive benefits, as we believe in taking care of our employees in all aspects of their lives. Our newly renovated office, located in the Mission District of San Francisco, is a dog-friendly workplace with a kitchen stocked with snacks, fresh fruit and drinks, and a complimentary dinner catered nightly. Additional perks include 15 vacation days/10 paid holidays annually; paid parental leave; pre-tax commuter or health care/dependent care accounts; 401K match up to 4%; medical, vision and dental plans with premiums covered at 100% for the employee and 75% for dependents (Cigna or Kaiser); life insurance; and short term disability and long term disability. Ouster offers the best benefit options available because we consider the well-being of our employees a top priority.

Ouster is an Equal Employment Opportunity employer that pursues and hires a diverse workforce. Ouster does not make employment decisions on the basis of race, color, religion, ethnic or national origin, nationality, sex, gender, gender-identity, sexual orientation, disability, age, military status, or any other basis protected by local, state, or federal laws. Ouster also strives for a healthy and safe workplace, and prohibits harassment of any kind. Pursuant to the San Francisco Fair Chance Ordinance, Ouster considers qualified applicants with arrest and conviction records for employment. If you have a disability or special need that requires accommodation, please let us know.

Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.

Similar jobs

Senior FPGA Development Kit Architecture & Hardware Design Engineer

191 Altera Corporation

California

On-site

USD 115,000 - 167,000

2 days ago
Be an early applicant

Senior Digital / FPGA Design Engineer

Moog Inc

California

Hybrid

USD 145,000 - 173,000

8 days ago

Senior Piping System Design Engineer - Remote or Onsite

Victaulic Company

Easton

Remote

USD 70,000 - 110,000

2 days ago
Be an early applicant

ASIC Digital Design Engineer

Block, Inc.

California

Remote

USD 120,000 - 160,000

Today
Be an early applicant

Senior Engineer, Design and Modeling Contractor

Beehive Industries

Loveland

Remote

USD 80,000 - 110,000

14 days ago

Lead I&C Hardware/FPGA Design Engineer (Remote Eligible, U.S.)

GE Vernova

Wilmington

Remote

USD 80,000 - 120,000

3 days ago
Be an early applicant

Senior Front-End Design Engineer

Canton Group

Maryland

Remote

USD 80,000 - 120,000

6 days ago
Be an early applicant

Senior Staff Hardware Design Engineer

Marvell Semiconductor, Inc.

California

On-site

USD 143,000 - 215,000

9 days ago

Senior UX Designer - CAD

BENTLEY SYSTEMS, INC.

California

Remote

USD 80,000 - 120,000

Yesterday
Be an early applicant