Senior Engineer I- Design

FHLB Des Moines

Chandler (AZ)

On-site

USD 110,000 - 140,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Microchip Technology Inc in Chandler, AZ is seeking a Senior Engineer I to join our design team. This role focuses on RTL design, functional verification, and contributing to next-generation mixed-signal and digital products, leveraging Verilog/SystemVerilog and AI-assisted design methodologies to improve productivity.

The ideal candidate has a BSEE with a microelectronics emphasis and 5 years of experience, strong Python and TCL scripting, and hands-on UVM-based verification with industry EDA

Qualifications

  • BSEE with emphasis on microelectronics and at least 5 years of experience.
  • Proficiency in Verilog and SystemVerilog for RTL design.
  • Experience with UVM-based verification environments.
  • Understanding of digital design fundamentals: timing, synthesis constraints, clock domain crossings.
  • Programming in Python; TCL or shell scripting.

Responsibilities

  • Design, code, and optimize RTL (Verilog/SystemVerilog) for digital blocks and subsystems targeting ASIC implementation
  • Develop and execute verification plans using UVM/SystemVerilog-based testbenches
  • Write constrained-random and directed tests to achieve functional and code coverage targets
  • Apply AI/ML techniques to improve verification closure, coverage analysis, regression optimization, and bug triaging
  • Develop scripts and automation tools (Python, TCL) to streamline design and verification workflows
  • Collaborate with architecture, analog, physical design, and software teams to ensure design correctness and integration
  • Perform lint, CDC, and synthesis checks; resolve issues through the design cycle
  • Participate in design reviews, specification development, and documentation

Skills

Verilog/SystemVerilog
UVM Verification
Digital Design Fundamentals
Python
TCL Scripting
EDA Tools
Synthesis & Timing

Education

BSEE with microelectronics emphasis
Masters in Electrical Engineering

Tools

Synopsys
Cadence
Siemens

Job description

Are you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology Inc.

People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip’s nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually.

We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our Vision, Mission, and 11 Guiding Values; we affectionately refer to it as the Aggregate System and it’s won us countless awards for diversity and workplace excellence.

Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over 30 years of quarterly profitability without a great team dedicated to empowering innovation. People like you.

Job Description

We are seeking a Senior Engineer I – design to join our team. This role involves RTL design, functional verification, and contributing to next-generation mixed-signal and digital products.

The ideal candidate combines strong hardware design fundamentals with modern AI/ML-assisted design methodologies and software skills to improve design productivity and verification quality.

Responsibilities
  • Design, code, and optimize RTL (Verilog/SystemVerilog) for digital blocks and subsystems targeting ASIC implementation
  • Develop and execute verification plans using UVM/SystemVerilog-based testbenches
  • Write constrained-random and directed tests to achieve functional and code coverage targets
  • Apply AI/ML techniques to improve verification closure, coverage analysis, regression optimization, and bug triaging
  • Develop scripts and automation tools (Python, TCL) to streamline design and verification workflows
  • Collaborate with architecture, analog, physical design, and software teams to ensure design correctness and integration
  • Perform lint, CDC, and synthesis checks; resolve issues through the design cycle
  • Participate in design reviews, specification development, and documentation
Requirements/Qualifications
  • BSEE with course emphasis on microelectronics and 5 years of experience required.
  • Proficiency in Verilog and/or SystemVerilog for RTL design
  • Experience with UVM-based verification environments
  • Understanding of digital design fundamentals: timing, synthesis constraints, clock domain crossings
  • Programming skills in Python; familiarity with TCL or shell scripting
  • Experience with industry EDA tools (Synopsys, Cadence, or Siemens) will be plus.
Preferred Qualifications
  • Masters in Electrical Engineering

Travel Time: 0% - 25%

Physical Attributes: Hearing, Seeing, Talking, Works Around Others

Physical Requirements: 80% Sitting, 10% Standing, 10% Walking

Microchip Technology Inc is an equal opportunity/affirmative action employer. All qualified applicants will receive consideration for employment without regard to sex, gender identity, sexual orientation, race, color, religion, national origin, disability, protected Veteran status, age, or any other characteristic protected by law. For more information on applicable equal employment regulations, please refer to the Know Your Rights: Workplace Discrimination is Illegal Poster.

At Microchip, employees are our greatest strength. As one of the top performing semiconductor companies in the world, we are led by a set of guiding values and a mission to empower innovation to enhance the human experience. We work tirelessly to create a company culture that highlights how important every employee is to our mission.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Engineer I- Design
Senior Engineer I- Design

Microchip Technology Inc. • Chandler (AZ)

On-site
USD 110,000 - 150,000
Senior Engineer I - Physical Design
Senior Engineer I - Physical Design

Microchip Technology Inc • Chandler (AZ)

On-site
USD 57,000 - 139,000
Health benefits starting day one
Retirement savings plans
Quarterly bonus payments
+1
Technical Staff Engineer - Design
Technical Staff Engineer - Design

FHLB Des Moines • Chandler (AZ)

On-site
USD 91,000 - 232,000
Competitive base pay
Restricted stock units
Quarterly bonus payments
+3
Engineer I-Software
Engineer I-Software

SpeedyApply LLC • Houston (TX)

On-site
USD 70,000 - 100,000
Technical Staff Engineer - Design
Technical Staff Engineer - Design

FHLB Des Moines • Chandler (AZ)

On-site
USD 140,000 - 180,000
Engineer II-Design
Engineer II-Design

FHLB Des Moines • Allentown

On-site
USD 90,000 - 120,000
Technical Staff Engineer - Design Implementation
Technical Staff Engineer - Design Implementation

Microchip Technology Inc. • Chandler (AZ)

On-site
USD 130,000 - 170,000
Engineer I - Product (New Product Introduction)
Engineer I - Product (New Product Introduction)

FHLB Des Moines • San Jose (CA)

On-site
USD 70,000 - 143,000
Senior Engineer I-Software Development
Senior Engineer I-Software Development

Microchip Technology Inc • Houston (TX)

On-site
USD 90,000 - 130,000
Senior Applications Engineer: USB & Networking Solutions
Senior Applications Engineer: USB & Networking Solutions

Microchip Technology Inc • Austin (TX)

On-site