Senior DRAM Design Architect & Validation

1000 Micron Technology, Inc.

Boise (ID)

On-site

USD 90,000 - 110,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Medical, dental and vision plans
Paid family leave
Robust paid time-off program

Job summary

1000 Micron Technology, Inc. is seeking a Principal DRAM Design Engineer to lead the design and optimization of memory circuits. This hands-on role involves critical responsibilities that shape memory architectures impacting product performance, power, and reliability.

The ideal candidate has a Bachelor’s degree in Electrical Engineering, at least 2 years of circuit design experience, and proficiency with tools like SPICE and Verilog. Benefits include medical plans, paid family leave, and a robust paid time-off program.

Qualifications

  • 2+ years of circuit design experience or 4+ years of product engineering experience.
  • Experience with circuit simulation tools and methodologies.
  • Ability to communicate complex technical concepts clearly across teams.

Responsibilities

  • Lead design and optimization of DRAM circuits including memory array, control logic, and datapath.
  • Perform and analyze circuit simulations using tools such as SPICE and Verilog.
  • Define validation strategies including test chip development and silicon bring-up.

Skills

Circuit design experience
Analog and digital circuit fundamentals
Circuit simulation tools
CMOS behavior
Memory architectures knowledge

Education

Bachelor’s degree in Electrical Engineering or related field

Tools

SPICE
Verilog

Job description

1000 Micron Technology, Inc. is seeking a Principal DRAM Design Engineer to lead the design and optimization of memory circuits. This hands-on role involves critical responsibilities that shape memory architectures impacting product performance, power, and reliability.

The ideal candidate has a Bachelor’s degree in Electrical Engineering, at least 2 years of circuit design experience, and proficiency with tools like SPICE and Verilog. Benefits include medical plans, paid family leave, and a robust paid time-off program.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Staff DRAM Design Engineer - Architect & Validate Memory
Staff DRAM Design Engineer - Architect & Validate Memory

Micron • Boise (ID)

On-site
USD 120,000 - 170,000
Medical, dental and vision plans
Paid time-off program
Paid holidays
Principal DRAM Design Architect Circuits & Validation
Principal DRAM Design Architect Circuits & Validation

Micron Technology • Boise (ID)

On-site
USD 100,000 - 120,000
Medical, dental, and vision plans
Paid time-off program
Paid holidays
Senior DRAM Design Architect
Senior DRAM Design Architect

Micron Memory Malaysia Sdn Bhd • Boise (ID)

On-site
USD 110,000 - 160,000
Medical, dental and vision plans
Paid time off
Paid holidays
Principal DRAM & HBM Design Engineer
Principal DRAM & HBM Design Engineer

1000 Micron Technology, Inc. • Richardson (TX)

On-site
USD 110,000 - 145,000
Medical, dental, and vision plans
Income protection
Paid family leave
+1
Memory Design Engineer - DRAM & Silicon Validation
Memory Design Engineer - DRAM & Silicon Validation

Micron Technology, Inc • Boise (ID)

On-site
USD 90,000 - 120,000
Staff DRAM Design Engineer
Staff DRAM Design Engineer

Micron Technology • Boise (ID)

On-site
USD 100,000 - 120,000
Medical, dental, and vision plans
Paid time-off program
Paid holidays
Senior DRAM Design Architect | Next-Gen Memory
Senior DRAM Design Architect | Next-Gen Memory

Micron • Boise (ID)

On-site
USD 120,000 - 190,000
Medical/dental/vision plans
Relocation assistance
Paid time off
Staff DRAM Design Engineer
Staff DRAM Design Engineer

1000 Micron Technology, Inc. • Boise (ID)

On-site
USD 90,000 - 110,000
Medical, dental and vision plans
Paid family leave
Robust paid time-off program
Lead Memory Design Engineer, DRAM/HBM Innovation
Lead Memory Design Engineer, DRAM/HBM Innovation

Micron Technology, Inc • Richardson (TX)

On-site
USD 120,000 - 150,000
Robust paid time-off program
Paid family leave
Income protection programs
Senior Design Validation Engineer - DRAM & AI Memory
Senior Design Validation Engineer - DRAM & AI Memory

Micron Technology, Inc • Boise (ID)

On-site
USD 110,000 - 150,000
Medical, dental and vision plans
Paid time off
Paid holidays
+1