Senior Digital Layout Design Engineer for ASICs

Apple

Beaverton (OR)

On-site

USD 120,000 - 160,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Apple in Beaverton, OR is seeking a Digital Layout Designer to join our silicon design team. You will design complex custom layouts for digital circuits in deep SubMicron CMOS, review floorplans with circuit designers, and use CAD tools to produce robust physical design.

Strong scripting skills and experience with CALIBRE DRC/ERC/LVS, Mentor Graphics or Cadence are a plus. A Bachelor's degree with 10 years of experience is expected, and the role is on-site at our Beaverton campus.

Qualifications

  • Bachelor's degree in a relevant field and 10+ years of experience.
  • Experience designing deep SubMicron CMOS layouts for ASICs.
  • Strong layout floorplanning and standard cell planning proficiency.
  • Ability to interpret RC delay, electromigration, self-heating, and cross capacitance issues.

Responsibilities

  • Design complex custom layouts for digital circuits in deep SubMicron CMOS technologies.
  • Review floorplans and complex circuits with circuit designers.
  • Run layout verification toolchains (DRC/ERC/LVS) and iterate layouts.
  • Collaborate with circuit designers to plan work and negotiate tradeoffs.
  • Write and maintain layout scripts; use CAD tools for robust physical design.

Skills

Layout floorplanning
Standard cell planning
Hierarchical layout assembly
Communication skills
Team collaboration
CALIBRE DRC/ERC/LVS
Mentor Graphics or Cadence tools
Scripting: CSH/Perl/Skill

Education

Bachelor's degree in relevant field

Tools

CALIBRE
Mentor Graphics
Cadence

Job description

Apple in Beaverton, OR is seeking a Digital Layout Designer to join our silicon design team. You will design complex custom layouts for digital circuits in deep SubMicron CMOS, review floorplans with circuit designers, and use CAD tools to produce robust physical design.

Strong scripting skills and experience with CALIBRE DRC/ERC/LVS, Mentor Graphics or Cadence are a plus. A Bachelor's degree with 10 years of experience is expected, and the role is on-site at our Beaverton campus.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Digital Layout Designer - Custom ASICs
Senior Digital Layout Designer - Custom ASICs

Apple Inc. • Santa Clara (CA)

On-site
USD 144,000 - 264,000
Comprehensive medical and dental coverage
Retirement benefits
Employee stock purchase plan
+1
Digital Layout Design Engineer
Digital Layout Design Engineer

Socket.dev • Austin (TX)

On-site
USD 140,000 - 200,000
Senior Digital Layout Engineer — Custom ASIC Design
Senior Digital Layout Engineer — Custom ASIC Design

Socket.dev • Austin (TX)

On-site
USD 140,000 - 200,000
Digital Layout Design Engineer
Digital Layout Design Engineer

Apple • Beaverton (OR)

On-site
USD 120,000 - 160,000
Digital Layout Design Engineer
Digital Layout Design Engineer

Apple Inc. • Santa Clara (CA)

On-site
USD 144,000 - 264,000
Comprehensive medical and dental coverage
Retirement benefits
Employee stock purchase plan
+1
Senior Analog Layout Engineer — Next-Gen SOCs
Senior Analog Layout Engineer — Next-Gen SOCs

Apple Inc. • Beaverton (OR)

On-site
USD 120,000 - 160,000
Analog Layout Automation Engineer
Analog Layout Automation Engineer

Apple Inc. • Waltham (MA)

On-site
USD 180,000 - 260,000
Lead Circuit Design Engineer - Custom ASICs
Lead Circuit Design Engineer - Custom ASICs

Apple Inc. • Beaverton (OR)

On-site
USD 120,000 - 190,000
Analog Layout Engineer
Analog Layout Engineer

Apple Inc. • Beaverton (OR)

On-site
USD 120,000 - 160,000
Innovative Custom ASIC Circuit Design Engineer
Innovative Custom ASIC Circuit Design Engineer

Apple • Beaverton (OR)

On-site
USD 120,000 - 180,000