Senior Digital Design Engineer - Low-Power RTL

Renesas Electronics Corp.

Chandler (AZ)

On-site

USD 120,000 - 190,000

Full time

2 days ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Renesas Electronics Corp. in Chandler, AZ is seeking a Senior Digital Design Engineer to join our hardware development team. You will design power- and area-optimized digital circuits for complex mixed-signal applications and collaborate across RTL, verification, and P&R teams.

The role requires 5+ years of digital design, Verilog/SystemVerilog, and ASIC flow experience. Travel domestically or internationally on short notice may be required.

Qualifications

  • 5+ years of experience in digital design for mixed-signal data conversion and power management.
  • Degree-level qualification in Electrical Engineering, Electronics, CS, or related field.
  • Fluent in Verilog / SystemVerilog RTL for digital CMOS design.
  • Strong ASIC design methodology and verification knowledge.

Responsibilities

  • Interpret high level requirements to architect digital circuits for mixed-signal data conversion and Power management products.
  • Support full product lifecycle from concept to mass production; coordinate with silicon teams.
  • Collaborate with Analog and Verification for silicon solution delivery.
  • Design RTL to meet timing, area, and power constraints; run top-level and block-level simulations.
  • Assist DFT strategy and test case development; support pre-silicon verification.

Skills

Verilog
SystemVerilog
ASIC design
Lint
CDC
RDC
UVM
Power management
STA
Clock gating
UPF
I2C
AMBA

Education

Electrical Engineering degree
Related discipline

Tools

Mentor tools
Cadence tools

Job description

Renesas Electronics Corp. in Chandler, AZ is seeking a Senior Digital Design Engineer to join our hardware development team. You will design power- and area-optimized digital circuits for complex mixed-signal applications and collaborate across RTL, verification, and P&R teams.

The role requires 5+ years of digital design, Verilog/SystemVerilog, and ASIC flow experience. Travel domestically or internationally on short notice may be required.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Digital Design Architect — Low-Power
Senior Digital Design Architect — Low-Power

Renesas • Chandler (AZ)

On-site
USD 120,000 - 180,000
Senior Digital Engineer
Senior Digital Engineer

Renesas • Chandler (AZ)

On-site
USD 120,000 - 180,000
Lead Digital RTL Design Engineer for Power ICs
Lead Digital RTL Design Engineer for Power ICs

Renesas Electronics Corp. • Texas

On-site
USD 140,000 - 210,000
Senior Digital Engineer
Senior Digital Engineer

Renesas Electronics Corp. • Chandler (AZ)

On-site
USD 120,000 - 190,000
Senior Digital Design Lead – Verilog & RTL Expert
Senior Digital Design Lead – Verilog & RTL Expert

Renesas Electronics Corp. • Texas

On-site
USD 140,000 - 240,000
Senior Digital Design Lead: RTL, Verification & Automation
Senior Digital Design Lead: RTL, Verification & Automation

Renesas Electronics Corp. • Austin (TX)

On-site
USD 140,000 - 210,000
Senior SoC Digital Architect & RTL Lead
Senior SoC Digital Architect & RTL Lead

Renesas Electronics Corp. • San Jose (CA)

On-site
USD 150,000 - 210,000
Senior Digital Design Lead for Power Management ICs
Senior Digital Design Lead for Power Management ICs

Renesas Electronics Corp. • Texas

On-site
USD 110,000 - 150,000
Lead Analog Design Engineer - Power Management ICs
Lead Analog Design Engineer - Power Management ICs

Renesas Electronics • Chandler (AZ)

On-site
USD 100,000 - 130,000
Senior DFT Design Engineer – Automotive PMICs
Senior DFT Design Engineer – Automotive PMICs

Renesas Electronics • Chandler (AZ)

On-site
USD 120,000 - 170,000
Competitive benefits package