Senior DFT Technical Manager - Pre-Silicon & Customer Leader

MediaTek Research Lab Inc.

San Jose (CA)

On-site

USD 179,000 - 286,000

Full time

14 days+
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Health insurance
Life insurance
Disability insurance
401K
Paid holidays
Vacation time
Parental leave

Job summary

MediaTek Research Lab Inc. seeks an experienced Senior DFT Technical Manager to lead DFT design and implementation for advanced SoC products. You will bridge customers and MediaTek engineering teams, steering DFT planning, design-in, implementation, and tape-out readiness through silicon bring‑up and production ramp.

The role requires deep DFT expertise, hands-on experience with industry EDA tools, and strong English communication to drive technical closure across global teams.

Qualifications

  • 10+ years of experience in semiconductor DFT design, DFT implementation, silicon validation, or customer-facing technical support.

Responsibilities

  • Lead DFT architecture, planning, implementation review, and tape-out readiness for advanced SoC designs.
  • Serve as the primary technical interface for customers on DFT design, scan architecture, ATPG, MBIST/LBIST, test coverage, DFT verification, silicon bring-up, diagnosis, and production issues.
  • Guide customers and internal teams on DFT methodology, implementation flow, coverage closure, pattern generation, DFT signoff, and debug strategy.
  • Review and drive quality of pre-silicon DFT deliverables, including scan insertion, test compression, MBIST/LBIST integration, boundary scan, ATPG patterns, coverage reports, DFT rule checks, and simulation results.
  • Lead customer technical discussions, design reviews, DFT implementation reviews, issue triage meetings, root-cause analysis, and corrective-action planning.

Skills

DFT design
pre-silicon DFT
ATPG
MBIST/LBIST
test coverage analysis
DFT verification
silicon bring-up
ATE correlation
cross-functional leadership

Tools

Synopsys TestMAX/TetraMAX/DFT Compiler
Siemens Tessent

Job description

MediaTek Research Lab Inc. seeks an experienced Senior DFT Technical Manager to lead DFT design and implementation for advanced SoC products. You will bridge customers and MediaTek engineering teams, steering DFT planning, design-in, implementation, and tape-out readiness through silicon bring‑up and production ramp.

The role requires deep DFT expertise, hands-on experience with industry EDA tools, and strong English communication to drive technical closure across global teams.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior DFT Technical Manager
Senior DFT Technical Manager

MediaTek Research Lab Inc. • San Jose (CA)

On-site
USD 179,000 - 286,000
Health insurance
Life insurance
Disability insurance
+4
Senior DFT Architect & Tech Lead
Senior DFT Architect & Tech Lead

Retym, Inc • Austin (TX)

On-site
USD 120,000 - 150,000
Senior DFT Architect for SoC & Chiplet IP
Senior DFT Architect for SoC & Chiplet IP

TYLsemi • San Jose (CA)

On-site
USD 238,000 - 286,000
DFT Architect: Lead Silicon Test & MBIST Strategy
DFT Architect: Lead Silicon Test & MBIST Strategy

Advanced Micro Devices • San Jose (CA)

Hybrid
USD 180,000 - 260,000
AMD Benefits at a glance
Equal opportunity employer
DFT Tech Lead
DFT Tech Lead

Retym, Inc • Austin (TX)

On-site
USD 120,000 - 150,000
Senior DFT Engineer — Onsite Bay Area Contract
Senior DFT Engineer — Onsite Bay Area Contract

MosChip Technologies • Santa Clara (CA)

On-site
USD 124,000 - 179,000
Senior Staff DFT & Silicon Verification Architect
Senior Staff DFT & Silicon Verification Architect

AMD • San Jose (CA)

Hybrid
USD 180,000 - 240,000
AMD Benefits at a glance
Staff Hardware Engineer — PCB & System Integration Lead
Staff Hardware Engineer — PCB & System Integration Lead

MediaTek Research Lab Inc. • San Jose (CA), Northern (KY)

Hybrid
USD 155,000 - 187,000
Senior DFT Engineer for SoC/ASIC Tapeouts & MBIST
Senior DFT Engineer for SoC/ASIC Tapeouts & MBIST

MosChip Technologies Limited • Santa Clara (CA)

On-site
USD 140,000 - 190,000
Senior DFT Engineer: SoC/ASIC Test Architect
Senior DFT Engineer: SoC/ASIC Test Architect

QFocus Technologies LLC • Sunnyvale (CA), Northern (KY)

Hybrid
USD 140,000 - 210,000