Senior DFT Architect – SoC Test & Debug

Socket.dev

San Jose (CA)

On-site

USD 144,000 - 230,000

Full time

11 days ago

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Broadcom is seeking a Principal DFT Engineer for its San Jose, CA Development Center. You will lead DFT programs from specification through implementation and verification, culminating in production release.

Responsibilities include DFT architecture, test insertion and verification, pattern generation, coverage improvements, post-silicon debug, and yield optimization. Requires TCL/Perl/Ruby/Python/C++ coding and strong cross-functional collaboration.

Qualifications

  • Strong DFT background including IO/Analog DFT, ATPG and Scan.
  • Experience with scan insertion and compression tools and flows.
  • Proficient in ATPG vector generation, simulation, and debugging.

Responsibilities

  • Lead DFT specification for ASIC designs and drive implementation.
  • Implement DFT features (Scan, MBIST, TAP, LBIST, IO, SerDes).
  • Coordinate with STA, DI Engineers for test closure and timing.
  • Generate, verify and debug test vectors pre-tape release.
  • Support silicon bring-up and yield improvement with ATE debugging.
  • Engage with customers and global teams across disciplines.
  • Advance new DFT solutions and automate test-vector flows.

Skills

DFT background
Scan insertion
ATPG vector generation
Verilog coding
Memory BIST insertion
Boundary scan
Test-STA
IEEE1687 / IJTAG
Cross-discipline collaboration
Analog/digital circuit knowledge

Education

Bachelor's in Electrical/Electronic/Computer Engineering
Master's Degree in Electrical/Electronic/Computer Engineering

Tools

TetraMax
Fastscan
DFT Compiler
Mentor TestKompress

Job description

Broadcom is seeking a Principal DFT Engineer for its San Jose, CA Development Center. You will lead DFT programs from specification through implementation and verification, culminating in production release.

Responsibilities include DFT architecture, test insertion and verification, pattern generation, coverage improvements, post-silicon debug, and yield optimization. Requires TCL/Perl/Ruby/Python/C++ coding and strong cross-functional collaboration.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Principal DFT Architect – Equity Eligible
Principal DFT Architect – Equity Eligible

Broadcom • San Jose (CA)

On-site
USD 144,000 - 230,000
Discretionary annual bonus
Equity grants
401(k) with company matching
+1
DFT Engineering Lead for ASIC Test & Debug
DFT Engineering Lead for ASIC Test & Debug

Broadcom Inc. • San Jose (CA)

On-site
USD 144,000 - 230,000
Medical, dental and vision plans
401(K) with company match
Employee Stock Purchase Program (ESPP)
+4
Senior DFT Architect – SoC Test & Debug Leader
Senior DFT Architect – SoC Test & Debug Leader

Prism IT Global • San Jose (CA)

On-site
USD 140,000 - 190,000
Senior DFT Architect for High-Performance SoCs
Senior DFT Architect for High-Performance SoCs

QFocus Technologies • Sunnyvale (CA)

On-site
USD 140,000 - 190,000
Senior DFT Architect for Multi-Die SoC & Test Access
Senior DFT Architect for Multi-Die SoC & Test Access

jobr.pro • Mountain View (CA)

On-site
USD 300,000 - 350,000
Equity grant
Medical, dental, vision
401(k)
+1
DFT Lead Engineer
DFT Lead Engineer

Broadcom • San Jose (CA)

On-site
USD 144,000 - 230,000
Discretionary annual bonus
Equity grants
401(k) with company matching
+1
Senior DFT Engineer: SoC/ASIC Test Architect
Senior DFT Engineer: SoC/ASIC Test Architect

QFocus Technologies LLC • Sunnyvale (CA), Northern (KY)

Hybrid
USD 140,000 - 210,000
DFT Lead Engineer
DFT Lead Engineer

Socket.dev • San Jose (CA)

On-site
USD 144,000 - 230,000
Senior DFT Engineer - SoC Test & Verification
Senior DFT Engineer - SoC Test & Verification

Quest Global • San Jose (CA)

On-site
USD 140,000 - 190,000
Senior DFT Architect: ASIC Test & Silicon Debug
Senior DFT Architect: ASIC Test & Silicon Debug

Nokia • San Jose (CA)

On-site
USD 130,000 - 160,000