Senior Design Verification Engineer

Qualcomm; Santa Clara (CA); On-site; USD 138,000 - 190,000; Full time

Job summary

Qualcomm is seeking a Senior Design Verification Engineer to plan and perform hardware verification using SystemVerilog. The role requires collaboration with architects and designers for mobile and consumer electronics, ensuring functional verification and effective debugging. A Master's or Bachelor's degree in a related field is essential.

Qualifications

• Master's or Bachelor's in Electrical/Computer Engineering required.
• Experience with SystemVerilog in verification environments.
• Strong debugging and communication skills.

Responsibilities

• Independently develop test plans for hardware verification.
• Collaborate with engineers on SoCs for mobile applications.
• Act as a strong contributor at design reviews.

Skills

Verification

SystemVerilog

Debugging

Communication

Education

Master's Degree in Electrical Engineering

Bachelor's Degree in Computer Engineering

Job description

Join to apply for the Senior Design Verification Engineer role at Qualcomm

Continue with Google Continue with Google

2 days ago Be among the first 25 applicants

Join to apply for the Senior Design Verification Engineer role at Qualcomm

Get AI-powered advice on this job and more exclusive features.

Sign in to access AI-powered advices

Continue with Google Continue with Google

Continue with Google Continue with Google

Continue with Google Continue with Google

Continue with Google Continue with Google

Continue with Google Continue with Google

Continue with Google Continue with Google

Company

Qualcomm Technologies, Inc.

Job Area

Engineering Group, Engineering Group > ASICS Engineering

General Summary

This individual independently plans, performs the moderately-defined responsibility for the development of test plans and the functional verification on hardware at the IP, sub-system, SoC and system/architecture level for wireless and wired technologies using an object-oriented verification language called SystemVerilog in an OVM or UVM verification environment. Perform Physical and/or Mac Layer verification in developing the methodology architectural components and verification infrastructure. Responsibilities include working with the Architects, ASIC designers and Software Engineers on SoCs for mobile handset and consumer electronic applications. Write and implement feature based test plans, debug test failures, run regression and close test plan targets. Act as a strong contributor at design reviews and project meetings.''

Will accept a Master's Degree (or foreign academic equivalent) in Electrical Engineering, Computer Engineering, Computer Science or related degree field. Will also accept a Bachelor's Degree (or foreign academic equivalent) in Electrical Engineering, Computer Engineering, Computer Science or related degree field and five (5) years of progressive experience in a related occupation. Employer will accept any suitable combination of education, training or experience.

*Telecommuting may be permitted. When not telecommuting, must report to Qualcomm’s office location(s) in Santa Clara, CA.*

Pay Range: $138,452.00 - $190,000.00

Applicants: Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail [e-mail] or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

To all Staffing and Recruiting Agencies: Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.

EEO Employer: Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

If you would like more information about this role, please contact Qualcomm Careers.

3076970

Seniority level

• Seniority level

  Not Applicable

Employment type

• Employment type

  Full-time

Job function

• Job function

  Other

• Industries

  Telecommunications

Referrals increase your chances of interviewing at Qualcomm by 2x

Sign in to set job alerts for “Senior Design Verification Engineer” roles.

Continue with Google Continue with Google

Continue with Google Continue with Google

Senior Software Engineer, ASIC Verification Tools

Senior Quality Engineer (Design Controls and V&V)

Senior ASIC Front End Infrastructure Engineer

San Jose, CA $200,000 - $300,000 1 week ago

Senior High-Performance ASIC Timing Engineer

Sr. ASIC Design Engineer, Cloud-Scale Machine Learning Acceleration team

Sr. ASIC Design Engineer, Cloud-Scale Machine Learning Acceleration team

Senior Principal Design Verification Engineer

San Jose, CA
$149,600.00
-
$214,100.00
1 week ago

Senior Digital Design Verification Engineer - Hardware

Design Verification Engineer (University Grad)

Sunnyvale, CA
$114,000.00
-
$133,000.00
2 weeks ago

Cupertino, CA
$115,000.00
-
$268,000.00
1 year ago

Senior Mixed-Signal Design Verification Engineer

Senior Mechanical Design Verification Test Engineer

Senior ASIC FrontEnd (RTL) Design Engineer

Sunnyvale, CA $114,000 - $166,000 2 weeks ago

Sunnyvale, CA $114,000 - $166,000 2 weeks ago

Mountain View, CA $132,000 - $189,000 2 weeks ago

Santa Clara, CA $161,250 - $260,000 3 months ago

We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.