Enable job alerts via email!

Senior Design Verification Engineer

Wipro

Mountain View (CA)

On-site

USD 80,000 - 173,000

Full time

17 days ago

Generate a tailored resume in minutes

Land an interview and earn more. Learn more

Start fresh or import an existing resume

Job summary

A leading company in IT services and consulting is seeking a Senior Design Verification Engineer to join their team in Mountain View, CA. This role focuses on building verification environments for various protocols including AMBA and requires strong UVM, System Verilog, and C++ skills. The successful candidate will collaborate across teams to ensure high-quality design validation and has a competitive annual salary range based on experience.

Benefits

Full range of medical and dental benefits
Disability insurance
Paid time off (inclusive of sick leave)

Qualifications

  • Experience: 8-16 years.
  • Strong understanding of UVM and SV with debugging skills.
  • Understanding of AMBA protocols.

Responsibilities

  • Understand design specs and develop test plans based on requirements.
  • Build UVM/System Verilog-based verification environments.
  • Develop directed and random test cases, perform coverage analysis.

Skills

UVM
C++
System Verilog
AMBA protocols
VLSI HVL Verification
Debugging skills

Job description

Join to apply for the Senior Design Verification Engineer role at Wipro

14 hours ago Be among the first 25 applicants

Join to apply for the Senior Design Verification Engineer role at Wipro

UVM with C, C++ Coding Skills, System Verilog, CPU
AMBA protocols – AXI with addition one or more protocols like i3c, SPI, OCP etc

  • Strong understanding of SV and UVM and good debugging skills.
  • Understanding of AMBA protocols.
  • Understand design specs and develop test plansbased on functional and architectural requirements
  • Build UVM/System Verilog-based verification environmentsfor IP/subsystem/SoC level testing
  • Develop directed and random testcases, perform coverage analysis, and close functional/code coverage
  • Debug simulation failures and work closely with RTL designersto resolve issues
  • Execute regression runs, analyze results, and contribute to continuousimprovements
  • Integrate and run power-aware simulations, low power checks, and work with UPF/CPF as needed
  • Collaborate with DFT/PD/RTL teams and post-silicon validation to ensure design quality across domains
  • Document test environments, test plans, and results for internal and external reviews

Mandatory Skills: VLSI HVL Verification .

Experience: 8-16Years .

Expected annual pay for this role ranges from $80,000 to $1,73,000 . Based on the position, the role is also eligible for Wipro’s standard benefits including a full range of medical and dental benefits options, disability insurance, paid time off (inclusive of sick leave), other paid and unpaid leave options.

Reinvent your world. We are building a modern Wipro. We are an end-to-end digital transformation partner with the boldest ambitions. To realize them, we need people inspired by reinvention. Of yourself, your career, and your skills. We want to see the constant evolution of our business and our industry. It has always been in our DNA - as the world around us changes, so do we. Join a business powered by purpose and a place that empowers you to design your own reinvention. Come to Wipro. Realize your ambitions. Applications from people with disabilities are explicitly welcome.

Seniority level
  • Seniority level
    Mid-Senior level
Employment type
  • Employment type
    Full-time
Job function
  • Job function
    Engineering and Information Technology
  • Industries
    IT Services and IT Consulting

Referrals increase your chances of interviewing at Wipro by 2x

Get notified about new Senior Design Verification Engineer jobs in Mountain View, CA.

Senior Software Engineer, ASIC Verification Tools
Senior Quality Engineer (Design Controls and V&V)
Senior ASIC Front End Infrastructure Engineer
Senior High-Performance ASIC Timing Engineer

San Jose, CA $200,000.00-$300,000.00 1 week ago

Sr. ASIC Design Engineer, Cloud-Scale Machine Learning Acceleration team
Sr. ASIC Design Engineer, Cloud-Scale Machine Learning Acceleration team

Santa Clara, CA $138,452.00-$190,100.00 5 days ago

San Jose, CA $149,600.00-$214,100.00 1 week ago

Design Verification Engineer (University Grad)

Sunnyvale, CA $114,000.00-$133,000.00 2 weeks ago

Senior Principal Design Verification Engineer

Cupertino, CA $115,000.00-$268,000.00 1 year ago

Senior Digital Design Verification Engineer - Hardware

Sunnyvale, CA $114,000.00-$166,000.00 1 day ago

Senior Mechanical Design Verification Test Engineer
Senior ASIC FrontEnd (RTL) Design Engineer

Mountain View, CA $132,000.00-$189,000.00 2 weeks ago

Sunnyvale, CA $114,000.00-$166,000.00 3 hours ago

Senior Design Verification Engineer, HW Compute Group

Sunnyvale, CA $143,300.00-$247,600.00 2 weeks ago

We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.

Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.