Senior Design Verification Engineer

Quest Global; Santa Clara (CA); On-site; USD 100,000 - 130,000; Full time

Job summary

A leading company in semiconductor recruitment is seeking a Talent Acquisition Lead. The ideal candidate will have extensive experience in VLSI and semiconductor recruitment, showcasing strong problem-solving and software skills. This full-time position is based in Santa Clara, CA, and involves collaboration with engineering services and manufacturing teams.

Qualifications

• 6+ years industry experience required.
• Experience with advanced verification techniques.

Responsibilities

• Create testbenches in SystemVerilog with UVM.
• Utilize advanced verification techniques.

Skills

Problem Solving

Debugging

Software Skills

Education

BS in Computer Science

MS in Engineering

Tools

C/C++

SystemVerilog

UVM

Job description

Talent Acquisition Lead @ Synapse || Ex-Qualcomm || Ex-NVIDIA || VLSI/Semiconductor Recruitment Professional

• Create testbenches in SystemVerilog with UVM
• Utilize advanced verification techniques
• Write tools and scripts to enhance the verification process

Qualifications and requirements:

• 6+ years industry experience required
• BS, MS in computer science or engineering
• Experience with C/C++
• Experience with SystemVerilog and UVM
• Experience with advanced verification techniques like constrained random generation, functional coverage, assertions, and formal verifiers
• Understanding of overall ASIC/SOC architecture is a plus
• Good software skills
• Good problem solving and debugging skills

Seniority level

Mid-Senior level

Employment type

Full-time

Job function

Engineering Services, Semiconductor Manufacturing, and Computer Hardware Manufacturing

Referrals increase your chances of interviewing at Quest Global by 2x.

Get notified about new Design Verification Engineer jobs in Santa Clara, CA.