Senior Design Verification Engineer

Astera Labs; San Jose (CA); On-site; USD 175,000 - 195,000; Full time

Job summary

Astera Labs, un leader mondial des solutions de connectivité, recherche un Ingénieur Senior en Vérification de Conception. Vous serez responsable de la vérification fonctionnelle des ASIC complexes, en utilisant des compétences en System Verilog, C/C++, et Python. Ce poste exige une forte expérience technique, une capacité à prioriser et une approche proactive vis-à-vis des clients.

Qualifications

• ≥ 5 ans d'expérience en validation de SoCs complexes.
• Connaissance des simulateurs standard de l'industrie.
• Expérience avec le cycle de vérification complet.

Responsibilities

• Contribuer à la vérification fonctionnelle des conceptions.
• Développer des plans de test et des séquences de test.
• Collaborer avec les designers RTL pour déboguer les échecs.

Skills

System Verilog

C

C++

Python

Scripting

Problem-solving

Entrepreneurial mindset

Education

Bachelor’s in Electrical Engineering

Master’s in Electrical Engineering

Tools

Revision control systems

Industry-standard simulators

Verification IPs

Job description

Astera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of AI and cloud infrastructure. Our Intelligent Connectivity Platform integrates PCIe, CXL, and Ethernet semiconductor-based solutions and the COSMOS software suite of system management and optimization tools to deliver a software-defined architecture that is both scalable and customizable. Inspired by trusted relationships with hyperscalers and the data center ecosystem, we are an innovation leader delivering products that are flexible and interoperable. Discover how we are transforming modern data-driven applications atwww.asteralabs.com .

We are looking forSenior Design Verification Engineers with a flair for being a code breaker, ability to come up hybrid mechanisms for verification of complex ASICs. Experience with System Verilog, C, C++, Python or other scripting languages would be a plus. Using your coding and problem-solving skills, you will contribute to the functional verification of the designs. You'll be responsible for the full life cycle of verification, from planning to writing tests to debugging, collect and closing coverage. You’ll also work with the software and system validation teams to come up with test plans and executing them in emulation platforms.

Basic Qualifications

• Strong academic and technical background in electrical engineering. At minimum, a Bachelor’s in EE is required, and a Masters is preferred.
• ≥5 years’ experience verifying and validating complex SoC for Server, Storage, and Networking applications.
• Knowledge of industry-standard simulators, revision control systems, and regression systems.
• Professional attitude with the ability to prioritize a dynamic list of multiple tasks, and work with minimal guidance and supervision.
• Entrepreneurial, open-minded behavior and can-do attitude. Think and act fast with the customer in mind!
• Authorized to work in the US and start immediately.

Required Experience

• Experience with full verification lifecycle based on System Verilog/UVM/C/C++.
• Proven ability to mix and deploy hybrid techniques as in both directed and constrained random.
• Experience with different ways to bug and coverage hunting. Experience in formal methods is a plus.
• Must be able to work independently to develop test-plans, and related test-sequences to generate stimuli and work collaboratively with RTL designers to debug failures.
• Identify and write all types of coverage measures for stimulus and corner-cases. Close coverage to identify verification holes for high quality tape-out.

Preferred Experience

• Working experience with scripting tools (Perl/Python) to automate verification infrastructure.
• Prior experience using Verification IPs from 3rd party vendors with one or more communication protocols such as PCI-Express (Gen-3 and above), Ethernet, InfiniBand, DDR4/5, NVMe, USB, etc.
• Working experience with scripting tools (Perl/Python) to automate verification infrastructure.
• Experience with directed test based methodologies, cache verification and formal methods.

The base salary range is USD 175,000 - USD 195,000. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

Apply for this job

*

indicates a required field

First Name *

Last Name *

Preferred First Name

Email *

Phone

Resume/CV

Enter manually

Accepted file types: pdf, doc, docx, txt, rtf

Enter manually

Accepted file types: pdf, doc, docx, txt, rtf

LinkedIn Profile

Website

How many years of full-time experience do you have relevant to the role? Select...

Are you open to relocation and if so, to what location(s)? *

I have reviewed and consented to the privacy policies. Select...