Senior Design Automation Engineer, EDA/TFM

Intel Corporation

Hillsboro (OR)

On-site

USD 138,000 - 266,000

Full time

11 days ago

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Stock bonuses
Health, retirement, and vacation
Hybrid work model

Job summary

Intel Foundry seeks an Infrastructure and DevOps Engineer to enable and optimize design environments for semiconductor development. You will install, maintain, and support design automation scripts, front-end/back-end tools, workflows, and licenses, ensuring seamless tool integration and scalable workflows across design teams.

Requirements include US citizenship, TS/SCI clearance eligibility, and 6+ years of infra/DevOps or advanced degrees with applicable experience.

Qualifications

  • US Citizenship required.
  • Ability to obtain a US Government Security Clearance TS/SCI.
  • Bachelor's degree in relevant field with 6+ years of hands-on experience in infrastructure and DevOps roles OR a Master's degree with 4+ years of experience OR a PhD with 2+ years of experience.
  • Experience with front-end and back-end EDA tools, flows, and methodologies, including debugging and problem-solving. Knowledge of physical design optimization and tools flows/methodologies (TFM).
  • Experience with scripting languages such as Tcl, Perl, Python, and familiarity with Verilog/VHDL.
  • Expertise in Linux-based environments, including bash and tcsh.

Responsibilities

  • Resolve tool/methodology issues encountered during the design path to TapeOut.
  • Provide training and documentation support for design ramp-up activities.
  • Collaborate with EDA providers to ensure required tool features meet project quality expectations.
  • Partner closely with PDK/library experts, flow development teams, and product design teams to drive workflow improvements.
  • Work with engineering compute teams to provision adequate compute capacity and troubleshoot associated issues.
  • Develop automation for the installation and optimization of design environments, including PDKs, EDA tools, and licenses.
  • Support the seamless integration of new tools and methods into existing workflows, ensuring scalability and adoption across design teams.

Skills

US Citizenship
TS/SCI clearance
Scripting: Tcl/Perl/Python
Linux Bash tcsh
EDA tools familiarity

Education

Bachelor's degree + 6+ years OR Master + 4+ years OR PhD + 2+ years

Tools

Cheetah

Job description

Intel Foundry seeks an Infrastructure and DevOps Engineer to enable and optimize design environments for semiconductor development. You will install, maintain, and support design automation scripts, front-end/back-end tools, workflows, and licenses, ensuring seamless tool integration and scalable workflows across design teams.

Requirements include US citizenship, TS/SCI clearance eligibility, and 6+ years of infra/DevOps or advanced degrees with applicable experience.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Design Automation Engineer (TFM/EDA) - Tooling & Automation
Design Automation Engineer (TFM/EDA) - Tooling & Automation

Intel Corporation • Santa Clara (CA)

Hybrid
USD 138,000 - 266,000
Stock bonuses
Health benefits
401(k) or retirement plan
+1
Design Automation Engineer | TFM/EDA Specialist (Hybrid)
Design Automation Engineer | TFM/EDA Specialist (Hybrid)

Intel Corporation • Phoenix (AZ)

Hybrid
USD 101,000 - 194,000
Health insurance
Design Automation Engineer (TFM/EDA)
Design Automation Engineer (TFM/EDA)

Intel Corporation • Hillsboro (OR)

On-site
USD 138,000 - 266,000
Stock bonuses
Health, retirement, and vacation
Hybrid work model
Design Automation Engineer (TFM/EDA)
Design Automation Engineer (TFM/EDA)

Intel Corporation • Santa Clara (CA)

Hybrid
USD 138,000 - 266,000
Stock bonuses
Health benefits
401(k) or retirement plan
+1
Design Automation Engineer - EDA/TFM | Hybrid (US)
Design Automation Engineer - EDA/TFM | Hybrid (US)

Intel Corporation • Folsom (CA)

Hybrid
USD 138,000 - 266,000
Stock bonuses
Health insurance
Retirement plan
+1
Design Automation Engineer (TFM/EDA)
Design Automation Engineer (TFM/EDA)

Intel Corporation • Phoenix (AZ)

Hybrid
USD 101,000 - 194,000
Health insurance
Design Automation Engineer (TFM/EDA)
Design Automation Engineer (TFM/EDA)

Intel Corporation • Folsom (CA)

Hybrid
USD 138,000 - 266,000
Stock bonuses
Health insurance
Retirement plan
+1
Senior DFT Logic Design Engineer — Hybrid ASIC Lead
Senior DFT Logic Design Engineer — Hybrid ASIC Lead

Intel Corporation • Phoenix (AZ)

Hybrid
USD 142,000 - 269,000
Cutting-edge DFT tech
Direct customer engagement
Professional DFT/DFX training
Senior Manufacturing Database Engineer
Senior Manufacturing Database Engineer

Intel Corporation • Hillsboro (OR)

On-site
USD 118,000 - 227,000
Health, dental, retirement benefits
14 paid holidays
Three weeks paid vacation
+1
CAD/EDA Tools Software Engineer
CAD/EDA Tools Software Engineer

Intel Corporation • Hillsboro (OR)

Hybrid
USD 111,000 - 211,000
Competitive pay
Stock bonuses
Health, retirement, and vacation benef