Senior Computational EM & Signal/Power Integrity Architect

Cadence Design Systems

San Jose (CA)

On-site

USD 186,000 - 345,000

Full time

10 days ago

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Paid vacation
401(k) plan with employer match
Employee stock purchase plan
Medical, dental and vision plans
And more

Job summary

Cadence Design Systems in California is seeking an experienced engineer to drive customer engagements and influence product development with the R&D team. You will manage beta programs, document issues, and travel as needed.

Candidates should have a strong background in IC design, signal/power integrity, and 3D electromagnetics, plus proficiency in Perl, shell scripts, Matlab, and Linux.

Qualifications

  • 5+ years experience with an MSEE or 7+ years with a BSEE.
  • Strong IC design knowledge including passive components (inductors, capacitors, transformers).
  • In-depth signal/power integrity and analysis experience.
  • Knowledge of 3D computational electromagnetics.
  • Proficiency with Perl, shell scripts, Matlab and the Linux command line.

Responsibilities

  • Drive key customer engagements with the local/international Field Applications team.
  • Interface with R&D to influence product development to meet customer requirements.
  • Manage beta programs, author documentation and track customer issues.
  • Travel, including international travel, may be required.

Skills

Customer engagement
IC design
Signal/power integrity
Electromagnetics (3D)
Scripting & tools
Communication skills

Education

MSEE or BSEE

Tools

Perl
Shell scripting
MATLAB
Linux

Job description

Cadence Design Systems in California is seeking an experienced engineer to drive customer engagements and influence product development with the R&D team. You will manage beta programs, document issues, and travel as needed.

Candidates should have a strong background in IC design, signal/power integrity, and 3D electromagnetics, plus proficiency in Perl, shell scripts, Matlab, and Linux.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Product Eng Architect: Computational Electromagnetics & SI/PI
Product Eng Architect: Computational Electromagnetics & SI/PI

Cadence • California

On-site
USD 186,000 - 345,000
Product Engineering Architect (Computational Electromagnetics & Signal/Power Integrity)
Product Engineering Architect (Computational Electromagnetics & Signal/Power Integrity)

Cadence • California

On-site
USD 186,000 - 345,000
Senior Principal Product Engineer: Power Integrity Lead
Senior Principal Product Engineer: Power Integrity Lead

Cadence • San Jose (CA)

On-site
USD 161,000 - 299,000
Bonus
Equity
Benefits
Product Engineering Architect (Computational Electromagnetics & Signal/Power Integrity)
Product Engineering Architect (Computational Electromagnetics & Signal/Power Integrity)

Cadence Design Systems • San Jose (CA)

On-site
USD 186,000 - 345,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+2
Senior Principal Digital IC Implementation & Signoff Engineer
Senior Principal Digital IC Implementation & Signoff Engineer

Cadence Design Systems • San Jose (CA)

On-site
USD 148,000 - 276,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+1
Senior EMIR CAD Engineer - Flow & EDA Innovation
Senior EMIR CAD Engineer - Flow & EDA Innovation

AMD • Santa Clara (CA)

On-site
USD 150,000 - 210,000
CAD Engineer – EMIR Signoff
CAD Engineer – EMIR Signoff

Apple, Inc. • Austin (TX)

On-site
USD 140,000 - 170,000
Senior Power Analysis Engineer - Signoff & Flow Optimization
Senior Power Analysis Engineer - Signoff & Flow Optimization

Cadence • San Jose (CA)

On-site
USD 115,000 - 213,000
Hardware Engineer, (Teradyne, North Reading, MA)
Hardware Engineer, (Teradyne, North Reading, MA)

Teradyne • North Reading (MA)

On-site
USD 120,000 - 190,000
Senior Principal Digital IC Design Engineer -Pre/Post Sales
Senior Principal Digital IC Design Engineer -Pre/Post Sales

Cadence Design Systems • San Jose (CA)

On-site
USD 161,000 - 299,000
Health insurance
401(k) plan with employer match