Senior ASIC Verification Engineer

Experis Technology Group

San Jose (CA)

On-site

USD 69,000 - 76,000

Full time

6 days ago
Be an early applicant
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Benefits offered by this job

Medical and Prescription Drug Plans
Dental Plan
Vision Plan
Health Savings Account
401(k) with match
Weekly Pay

Job summary

ManpowerGroup, through its Experis brand, seeks a Senior ASIC Verification Engineer to lead DFT and ASIC verification for next-gen coherent optical products in San Jose. Onsite role with pay range $50-$55 per hour on W-2, focusing on SSN-based DFT architectures and ATPG pattern generation.

The candidate will drive RTL/debug activities, integrate DFT fabrics, and automate verification using Python/Tcl/C++. Strong emphasis on scan insertion, BIST, and post-silicon validation.

Qualifications

  • Bachelor’s degree or higher with 8+ years of related experience, or equivalent combination.
  • Experience with ASICs, including scan insertion and DFT setup, integration and validation.
  • Experience implementing DFT architectures including scan insertion, compression/decompression logic, and memory/logic BIST.
  • Strong RTL background to debug DFT-related clocking and integration challenges.
  • Proficiency with Verilog/SystemVerilog and solving clock-domain crossing issues.

Responsibilities

  • Lead implementation of SSN-based test flow DFT architectures using Siemens Tessent for RTL and gate netlist DFT.
  • Generate ATPG test patterns for stuck-at, transition, cell-aware, and path delay fault models; support post-silicon validation.
  • Assess RTL and physical design DFT feasibility with Scan Design Rule Check (DRC) tools; ensure DFT readiness.
  • Integrate DFT fabrics and IP within subsystems and verify connectivity, behavior, and coverage.
  • Develop test scripts and automate processes using Python, Tcl, or C++; run simulations and debug non-timing gate-level models.

Skills

DFT
ATPG
Verilog/SystemVerilog
Python
Tcl
C++
Scan insertion
RTL debugging

Education

Bachelor’s degree in Electrical Engineering or related field
Master’s degree in Electrical Engineering or related field
PhD in Electrical Engineering or related field

Tools

Siemens Tessent
SDF timing
RTL simulation

Job description

Our client is seeking a Senior ASIC Verification Engineer to join their team. As a Senior ASIC Verification Engineer, you will be part of the engineering organization supporting the DFT and ASIC verification efforts for next-generation coherent optical communications products. The ideal candidate will be motivated, proactive, and intellectually curious, with a strong focus on Design-for-Test (DFT) and silicon validation.

Job Title:Senior ASIC Verification Engineer

Location:San Jose, California (Onsite)

Pay Range: $50 - $55/hr on W2

What's the Job?

  • Lead implementation of SSN-based test flow DFT architectures, including scan insertion, compression/decompression logic, memory BIST, and logic BIST, using Siemens Tessent tools for RTL and gate netlist DFT implementation.
  • Generate and deliver ATPG test patterns for stuck-at, transition, cell-aware, and path delay fault models; drive scan-based diagnosis methodology for silicon failure debug; and support post-silicon testing and validation.
  • Evaluate design readiness for scan insertion through RTL and physical design Scan Design Rule Check (DRC) tools to ensure DFT feasibility and readiness.
  • Integrate and verify DFT fabrics and IP within subsystems, ensuring correct connectivity, behavior, and test coverage alignment.
  • Run simulations and debug issues for non-timing and back-annotated timing (SDF) gate-level simulations; develop test scripts and automate processes using Python, Tcl, or C++.

What's Needed?

  • Bachelors + 8 years of related experience, or Masters + 6 years of related experience, or PhD + 3 years of related experience.
  • Prior experience working with ASICs, including scan insertion and DFT setup, integration, and validation.
  • Prior experience implementing DFT architectures, including scan insertion, compression/decompression logic, and memory/logic BIST.
  • Strong RTL experience to understand and debug issues related to DFT, including clocking considerations and complex integration challenges.
  • Experience with Verilog/SystemVerilog and the ability to solve complex problems such as clock domain crossings; familiarity with advanced silicon process and technology nodes for high-speed, low-power designs.

What's in it for me?

  • Opportunity to lead DFT solution development for multi-100G to 1.6T coherent optical communications products.
  • Hands-on ownership of ATPG pattern generation, silicon failure debug, and post-silicon validation support.
  • Use of industry-standard Siemens Tessent workflows for RTL and gate netlist DFT implementation.
  • Collaboration across subsystem integration and verification to ensure DFT fabrics and IP are correctly deployed.
  • A role built for problem-solvers who enjoy automation, simulation/debug, and continuous improvement.

Upon completion of waiting period consultants are eligible for:

  • Medical and Prescription Drug Plans
  • Dental Plan
  • Vision Plan
  • Health Savings Account
  • Health Flexible Spending Account
  • Dependent Care Flexible Spending Account
  • Supplemental Life Insurance
  • Short Term and Long Term Disability Insurance
  • Business Travel Insurance
  • 401(k), Plus Match
  • Weekly Pay

About ManpowerGroup, Parent Company of: Manpower, Experis, Talent Solutions, and Jefferson Wells.

ManpowerGroup® (NYSE: MAN), the leading global workforce solutions company, helps organizations transform in a fast-changing world of work by sourcing, assessing, developing, and managing the talent that enables them to win. We develop innovative solutions for hundreds of thousands of organizations every year, providing them with skilled talent while finding meaningful, sustainable employment for millions of people across a wide range of industries and skills. Our expert family of brands – Manpower, Experis, Talent Solutions, and Jefferson Wells – creates substantial value for candidates and clients across more than 75 countries and territories and has done so for over 70 years. We are recognized consistently for our diversity - as a best place to work for Women, Inclusion, Equality and Disability and in 2023 ManpowerGroup was named one of the World's Most Ethical Companies for the 14th year - all confirming our position as the brand of choice for in-demand talent.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Verification Engineer 5
Verification Engineer 5

ManpowerGroup Global, Inc. • San Jose (CA)

On-site
USD 138,000 - 141,000
Medical and Prescription Drug Plans
Dental Plan
Vision Plan
+9
Senior ASIC Verification & DFT Lead - Onsite San Jose
Senior ASIC Verification & DFT Lead - Onsite San Jose

Experis Technology Group • San Jose (CA)

On-site
USD 69,000 - 76,000
Medical and Prescription Drug Plans
Dental Plan
Vision Plan
+3
ASIC Engineering Technical Leader
ASIC Engineering Technical Leader

Capgemini • San Jose (CA)

On-site
USD 57,000 - 90,000
Medical benefits
Dental benefits
Vision benefits
+1
ASIC/FPGA Verification Engineer 4
ASIC/FPGA Verification Engineer 4

Cts Technology Solutions, Inc. • El Segundo (CA)

On-site
USD 140,000 - 190,000
Senior ASIC Verification Engineer
Senior ASIC Verification Engineer

Hobbsnews • Sunnyvale (CA), Northern (KY)

On-site
USD 150,000 - 310,000
Senior ASIC Design Verification Engineer
Senior ASIC Design Verification Engineer

Palo Alto Networks, Inc. • Santa Clara (CA)

On-site
USD 106,000 - 172,000
ASIC Engineering Technical Leader
ASIC Engineering Technical Leader

TALENT Software Services • San Jose (CA)

On-site
USD 150,000 - 230,000
ASIC/FPGA Senior Verification Engineer - Milwaukee, WI or Mayfield Heights, OH
ASIC/FPGA Senior Verification Engineer - Milwaukee, WI or Mayfield Heights, OH

Info-Ways • Milwaukee (WI)

On-site
USD 100,000 - 130,000
Director, ASIC Verification
Director, ASIC Verification

Netpreme • Santa Clara (CA)

On-site
USD 200,000 - 320,000
Health coverage
Dental coverage
Vision coverage
+5
Principal ASIC Verification
Principal ASIC Verification

Tara Technical Solutions (TTS) • San Jose (CA)

On-site
USD 170,000 - 230,000