Senior ASIC Physical Design & PPA Engineer

MaziCTools

United States

À distance

USD 120 000 - 170 000

Plein temps

Il y a 3 jours
Soyez parmi les premiers à postuler

Une candidature complète en une minute

Un CV et une lettre de motivation personnalisés, prêts à envoyer.

Passez les filtres ATS

Résumé du poste

MaziCTools is seeking a Senior ASIC Physical Design PPA Engineer to join our Digital Design Engineering group. You will drive RTL2GDSII flow optimization, PPA analysis, and automation to scale production designs for high‑performance chips.

You will collaborate with design, power, post-silicon, and CAD teams to deliver reliable, efficient designs, manage ECOs, timing closure, and tapeouts across complex partitions and IP blocks. Strong scripting in Perl/Tcl and hands-on approach are required.

Qualifications

  • BS in Electrical Engineering or related field.
  • Min 3 years of relevant industry experience.
  • Strong analytical and problem-solving skills.
  • Experience with RTL2GDSII flow preferred.

Responsabilités

  • Generate automation to scale PPA regression and improve efficiency and reliability.
  • Collaborate with CAD and design teams to drive improvements in production flows.
  • Perform deep-dives to root cause unexpected results and address issues.
  • Work with cross-functional teams to deliver on PPA goals.

Connaissances

RTL2GDSII flow
Synthesis
Place & Route
CTS
Timing convergence
Layout closure
PPA analysis
Power delivery
DFT insertion
ECO implementation
Perl/Tcl scripting
Communication skills

Formation

Bachelor's degree in Electrical Engineering

Outils

Synthesis tools
STA tools
Layout tools
ASIC integration flows

Description du poste

MaziCTools is seeking a Senior ASIC Physical Design PPA Engineer to join our Digital Design Engineering group. You will drive RTL2GDSII flow optimization, PPA analysis, and automation to scale production designs for high‑performance chips.

You will collaborate with design, power, post-silicon, and CAD teams to deliver reliable, efficient designs, manage ECOs, timing closure, and tapeouts across complex partitions and IP blocks. Strong scripting in Perl/Tcl and hands-on approach are required.

Obtenez votre examen gratuit et confidentiel de votre CV.

ou faites glisser et déposez votre fichier ici.

Similar jobs

Postes similaires à comparer

Physical Design PPA Engineer Job ID- 929 Job ID- 3162
Physical Design PPA Engineer Job ID- 929 Job ID- 3162

MaziCTools • États-Unis

À distance
USD 120 000 - 170 000
Senior ASIC Physical Design PPA Engineer - Drive Innovation
Senior ASIC Physical Design PPA Engineer - Drive Innovation

MaziCTools • États-Unis

À distance
USD 136 000 - 249 000
Comprehensive medical and dental
Stock programs
Tuition reimbursement
+1
Senior SoC/ASIC Physical Design Engineer
Senior SoC/ASIC Physical Design Engineer

Sigmaways Inc • Irvine (CA)

Sur place
USD 150 000 - 190 000
Senior ASIC Physical Design Engineer – RTL2GDS & PPA Expert
Senior ASIC Physical Design Engineer – RTL2GDS & PPA Expert

Google Inc. • Mountain View (CA)

Sur place
USD 163 000 - 236 000
Equity
Bonus target 15%
Benefits
Senior Physical Design Engineer (Remote) - PPA/Tapeout
Senior Physical Design Engineer (Remote) - PPA/Tapeout

Chelsea Search Group • Orlando (FL)

À distance
USD 140 000 - 180 000
Senior ASIC Physical Design Engineer – RTL2GDS, High-PPA
Senior ASIC Physical Design Engineer – RTL2GDS, High-PPA

Google LLC • Mountain View (CA)

Sur place
USD 163 000 - 236 000
Senior ASIC PnR & Physical Design Engineer (PPA & Power)
Senior ASIC PnR & Physical Design Engineer (PPA & Power)

Qualcomm • Austin (TX)

Hybride
USD 140 000 - 210 000
Senior ASIC Physical Design & Tool Optimization Engineer
Senior ASIC Physical Design & Tool Optimization Engineer

Synopsys, Inc. • Sunnyvale (CA)

Sur place
USD 180 000 - 240 000
Senior ASIC Design Engineer: End-to-End PPA/PD
Senior ASIC Design Engineer: End-to-End PPA/PD

QUALCOMM, Inc. • Austin (TX)

Sur place
USD 140 000 - 210 000
Annual discretionary bonus
Annual RSU grants
Competitive benefits
Senior ASIC Physical Design Engineer – Optimization
Senior ASIC Physical Design Engineer – Optimization

Anysilicon • Cupertino (CA)

Hybride
USD 180 000 - 320 000