Senior ASIC Design Verification Engineer, TPU Compute

Google; Sunnyvale (CA); On-site; USD 156,000 - 229,000; Full time

Job summary

An innovative industry leader is seeking a talented engineer to shape the future of AI/ML hardware acceleration. In this exciting role, you will drive cutting-edge TPU technology that powers advanced AI applications. Collaborating with a dynamic team, you will develop custom silicon solutions and verify complex digital designs, focusing on TPU architecture integration. This position offers a unique opportunity to contribute to groundbreaking projects that impact millions globally, all while prioritizing security, efficiency, and reliability in a fast-paced environment. If you're passionate about technology and eager to make a difference, this role is for you!

Qualifications

• 7+ years of experience with industry standard tools for silicon-based ICs.
• Experience in verifying digital logic at RTL using SystemVerilog for ASICs.

Responsibilities

• Plan the verification of complex digital design blocks.
• Create a constrained-random verification environment using SystemVerilog and UVM.

Skills

SystemVerilog

Digital Logic Verification

ASIC Design Verification

Power Aware Verification

Memory Subsystem Design Verification

Education

Bachelor's degree in Electrical Engineering

Master's degree in Electrical Engineering

PhD in Electrical Engineering

Tools

UVM

Job description

Minimum qualifications:

+ Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.

+ 7 years of experience with industry standard tools, languages and methodologies relevant to the development of silicon-based ICs and chips.

+ Experience with SystemVerilog (i.e. SystemVerilog Assertions or functional coverage).

Preferred qualifications:

+ Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.

+ 10 years of experience with industry standard tools, languages and methodologies relevant to the development of silicon-based ICs and chips.

+ Experience in verifying digital logic at RTL using SystemVerilog for ASICs.

+ Experience in memory subsystem design verification.

+ Experience in Power aware verification, Gate level simulations, and Post silicon bring-up.

+ Familiarity with ASIC standard interfaces and memory system architecture.

In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.

The ML, Systems, & Cloud AI (MSCA) organization at Google designs, implements, and manages the hardware, software, machine learning, and systems infrastructure for all Google services (Search, YouTube, etc.) and Google Cloud. Our end users are Googlers, Cloud customers and the billions of people who use Google services around the world.

We prioritize security, efficiency, and reliability across everything we do - from developing our latest TPUs to running a global network, while driving towards shaping the future of hyperscale computing. Our global impact spans software and hardware, including Google Cloud’s Vertex AI, the leading AI platform for bringing Gemini models to enterprise customers.

The US base salary range for this full-time position is $156,000-$229,000 + bonus + equity + benefits. Our salary ranges are determined by role, level, and location. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.

Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about benefits at Google (https://careers.google.com/benefits/) .

+ Plan the verification of complex digital design blocks by fully understanding the design specification and interacting with design engineers to identify important verification scenarios.

+ Create a constrained-random verification environment using SystemVerilog and UVM.

+ Identify and write different types of coverage measures for stimulus and corner-cases.

+ Debug tests with design engineers to deliver functionally correct design blocks.

+ Execute the closure of coverage measures, identification of verification holes, and demonstration of progress towards tape-out.

Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also https://careers.google.com/eeo/ and https://careers.google.com/jobs/dist/legal/OFCCP_EEO_Post.pdf If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form: https://goo.gl/forms/aBt6Pu71i1kzpLHe2.