Senior ASIC Design Engineer - DSP/Analog/SerDes

Celero Communications, Inc.; Irvine (CA); Vor Ort; USD 150.000 - 250.000; Vollzeit

Zusammenfassung

Celero Communications, Inc. in Irvine, CA seeks an experienced ASIC Design Engineer to develop high-speed digital blocks for optical communication systems. You will lead RTL design, Verilog/SystemVerilog, and work with DSP, SerDes, and mixed-signal teams from architecture through silicon bring-up.

The role emphasizes performance, power, and area optimization, synthesis and verification using industry-standard EDA tools, and scripting in Python or Tcl to automate flows. A Master’s or Ph.D.

Qualifikationen

• Master’s or Ph.D. in Electrical Engineering, Computer Engineering, or a related technical field.
• 10+ years of experience in digital ASIC design with ownership of complex blocks/subsystems.
• Strong proficiency in Verilog and/or SystemVerilog.
• Strong understanding of digital design principles, RTL design, and ASIC development methodologies.
• Hands-on experience with ASIC design flows and industry-standard EDA tools.
• Experience in DSP, high-speed SerDes, analog/mixed-signal ICs, digital communications, or optical communications.

Aufgaben

• Design and implement high-performance digital circuits and ASIC blocks using Verilog and SystemVerilog.
• Develop and integrate DSP, digital communication, and high-speed SerDes functionality into complex ASIC designs.
• Collaborate with Analog, SerDes, DSP, Architecture, Verification, Physical Design, and Systems teams to develop mixed-signal ASICs.
• Work on high-speed data paths, signal processing blocks, control logic, and interfaces for optical systems.
• Perform synthesis, timing analysis, lint, formal equivalence, CDC, and related ASIC signoff activities.
• Optimize designs for performance, power, and area (PPA).
• Perform RTL simulation and debugging to ensure design functionality.
• Contribute to block/top-level integration, verification, and silicon bring-up.
• Participate in architecture/design reviews and provide guidance to engineers.
• Collaborate with cross-functional teams to troubleshoot design and system issues.
• Develop scripts and automation using Python, Tcl, or similar languages.
• Contribute to ASIC development from architecture/RTL through tapeout and silicon validation.

Kenntnisse

Verilog/SystemVerilog

Digital ASIC design

DSP

High‑speed SerDes

RTL design

ASIC design flows

Scripting (Python/Tcl)

Ausbildung

Master’s or Ph.D. in Electrical Engineering or related field

Tools

EDA tools

Jobbeschreibung

Irvine, CA

Celero Communications is an exciting and fast-growing semiconductor startup developing innovative technologies that power next-generation AI and data center infrastructure. Our products enable high-performance optical connectivity and next-generation optical transceivers and modems. Celero is seeking a highly skilled and motivated ASIC Design Engineer to join our team and contribute to the development of advanced ASICs for high-speed optical communication systems. The ideal candidate will have strong digital ASIC design expertise combined with hands‑on experience in DSP, Analog, and/or SerDes technologies.

Duties & Responsibilities

• Design and implement high-performance digital circuits and ASIC blocks using Verilog and SystemVerilog.
• Develop and integrate DSP, digital communication, and high-speed SerDes functionality into complex ASIC designs.
• Work closely with Analog, SerDes, DSP, Architecture, Verification, Physical Design, and Systems teams to develop and integrate mixed-signal ASICs.
• Participate in the design and development of high-speed data paths, signal processing blocks, control logic, and interfaces for optical communication systems.
• Perform synthesis, timing analysis, lint, formal equivalence, Clock Domain Crossing (CDC), and related ASIC implementation and signoff activities.
• Optimize designs for performance, power, and area (PPA).
• Perform RTL simulation and debugging to ensure design functionality and performance.
• Contribute to block-level and top-level integration, verification, and silicon bring‑up.
• Participate in architecture and design reviews and provide technical guidance to other engineers.
• Collaborate with cross-functional teams to troubleshoot complex design and system-level issues.
• Develop scripts and automation using Python, Tcl, or similar languages to improve design and verification efficiency.
• Contribute to ASIC development from architecture and RTL through tapeout and silicon validation.

Required Qualifications

• Master’s or Ph.D. in Electrical Engineering, Computer Engineering, or a related technical field.
• 10+ years of experience in digital ASIC design, with demonstrated ownership of complex ASIC blocks or subsystems.
• Strong proficiency in Verilog and/or SystemVerilog.
• Strong understanding of digital design principles, RTL design, and ASIC development methodologies.
• Hands‑on experience with ASIC design flows and industry-standard EDA tools.
• Strong knowledge of one or more of the following areas:
  • - Digital Signal Processing (DSP)
  • - High‑speed SerDes
  • - Analog/Mixed‑Signal ICs
  • - Digital communications
  • - Optical communications
• Experience working with DSP algorithms, data‑path architectures, FEC, equalization, modulation/demodulation, or other high‑speed communication technologies.
• Understanding of SerDes architectures and high‑speed interfaces, including TX/RX datapaths, equalization, clocking, and related mixed‑signal interfaces.
• Experience collaborating with Analog and Mixed‑Signal design teams and understanding the interaction between digital, analog, and SerDes blocks.
• Experience with synthesis, static timing analysis, Lint, CDC, formal verification, and RTL simulation.
• Familiarity with verification methodologies such as UVM and/or formal verification.
• Knowledge of low‑power design techniques and PPA optimization.
• Strong analytical and problem‑solving skills.
• Excellent communication and teamwork skills with the ability to work effectively in a fast‑paced startup environment.

Preferred Qualifications

• Experience designing ASICs for optical communications, optical transceivers, coherent communications, or high‑speed networking.
• Experience with coherent DSP, FEC, modulation schemes, equalization, or high‑speed data recovery.
• Experience with SerDes architectures, including TX/RX, CDR, PLLs, CTLE, DFE, ADC/DAC interfaces, or related high‑speed mixed‑signal circuitry.
• Experience working with advanced semiconductor process technologies.
• Experience taking ASICs from architecture/RTL through synthesis, physical implementation, tapeout, and silicon bring‑up.
• Experience with MATLAB, Python, Tcl, or other modeling and automation tools.
• Understanding of optical communication standards and high‑speed networking protocols.
• Experience working in a startup or fast‑paced semiconductor development environment.

Why Join Celero?

At Celero, you will have the opportunity to work on challenging, high-performance semiconductor technologies at the intersection of AI infrastructure, optical communications, DSP, SerDes, and mixed‑signal design. You will work closely with experienced engineers across multiple disciplines and have the opportunity to make significant contributions to products from architecture through silicon.

Annual Base Salary Range for US: $150,000 - $250,000 (The final offer will be determined based on job‑related skills, experience, qualifications, and location.)

Voluntary Self-Identification

For government reporting purposes, we ask candidates to respond to the below self-identification survey. Completion of the form is entirely voluntary. Whatever your decision, it will not be considered in the hiring process or thereafter. Any information that you do provide will be recorded and maintained in a confidential file.

As set forth in Celero Communications, Inc.’s Equal Employment Opportunity policy, we do not discriminate on the basis of any protected group status under any applicable law.

If you believe you belong to any of the categories of protected veterans listed below, please indicate by making the appropriate selection. As a government contractor subject to the Vietnam Era Veterans Readjustment Assistance Act (VEVRAA), we request this information in order to measure the effectiveness of the outreach and positive recruitment efforts we undertake pursuant to VEVRAA. Classification of protected categories is as follows:

A \"disabled veteran\" is one of the following: a veteran of the U.S. military, ground, naval or air service who is entitled to compensation (or who but for the receipt of military retired pay would be entitled to compensation) under laws administered by the Secretary of Veterans Affairs; or a person who was discharged or released from active duty because of a service‑connected disability.

A \"recently separated veteran\" means any veteran during the three-year period beginning on the date of such veteran’s discharge or release from active duty in the U.S. military, ground, naval, or air service.

An \"active duty wartime or campaign badge veteran\" means a veteran who served on active duty in the U.S. military, ground, naval or air service during a war, or in a campaign or expedition for which a campaign badge has been authorized under the laws administered by the Department of Defense.

An \"Armed forces service medal veteran\" means a veteran who, while serving on active duty in the U.S. military, ground, naval or air service, participated in a United States military operation for which an Armed Forces service medal was awarded pursuant to Executive Order 12985.