Senior ASIC Design Engineer

Tarana Wireless; San Francisco (CA); On-site; USD 130,000 - 210,000; Full time

Job summary

An innovative firm is seeking a Senior ASIC Engineer to tackle complex designs for cutting-edge wireless technology. This role involves architecture and micro-architecture of digital subsystems, RTL design, and integration of large ASIC designs. You'll collaborate with cross-functional teams, ensuring robust design and complete coverage while contributing to groundbreaking advancements in broadband access technology. Join a rapidly growing company that values customer obsession and innovation, and help make a significant impact in delivering affordable internet access globally.

Benefits

Medical benefits

Dental benefits

Vision benefits

401K match

Flexible time off

Stock options

Qualifications

• 5-12 years of experience in SoC design is required.
• Proficient in Verilog and C, with scripting knowledge in Python.

Responsibilities

• Work on complex ASIC designs for wireless products.
• Develop specifications and test plans with Verification Engineers.

Skills

SoC design

Verilog

C programming

Python scripting

Communication skills

Education

BSEE

MSEE

Tools

Synthesis tools

Lint tools

CDC tools

Job description

1 week ago Be among the first 25 applicants

This position will challenge you! The Senior ASIC Engineer will work on complex ASIC designs for our point to multipoint wireless products.

• Architecture and micro-architecture of digital subsystems
• RTL design of digital circuits using Verilog
• Frontend design development and integration of large ASIC designs including: Integration of Processors, Bus, Memory, and Interface IPs
• Chip level integration and verification
• RTL design and integration of large functional blocks in the modem - Development, assessment and refinement of RTL design to target power, performance, area and timing goals
• Write design documents including detailed interface descriptions and design descriptions
• Work with Verification Engineers to develop specifications and test plans. Ensure robust design and complete coverage
• Work with Emulation teams to test the design on various emulation platforms
• Work with Software and Systems teams on system verification and system integration
• Writing test cases and test benches to verify functionality of designs
  
  

Required Skills & Experience:

• BSEE required/MSEE preferred
• 5-12 years of experience in SoC design
• Experience with Synthesis, Lint, CDC and other standard ASIC development tools
• Proficient in Verilog and C
• Working knowledge of scripting languages such as Python
• Excellent communication skills
  
  

Preferred Skills:

• Design or integration of ARM, MIPS, Risc-V, ARC or other processors
• Design or integration of DDR controllers
• Knowledge or experience with Digital Signal Processing, or Channel Coding.
• Knowledge of wireless protocols such as 802.11a/b/g/n/ac or hands-on experience with LTE/4G/5G
• Knowledge or experience with Ethernet packet processing
• Experience with embedded software development
• Experience with emulation platforms
• Experience with post silicon bringup
  
  

The salary range for this position is: $130,000 to $210,000

Compensation will be determined based on several factors including, but not limited to: skill set, years of experience and the employee’s geographic location.

Tarana provides competitive benefits to employees in this role including: Medical, dental and vision benefits, 401K match, flexible time off and stock option.

Since our founding in 2009, we’ve been on a mission to accelerate the pace of bringing fast and affordable internet access — and all the benefits it provides — to the 90% of the world’s households who can’t get it. Through a decade of R&D and more than $400M of investment, we’ve created an entirely unique next-generation fixed wireless access technology, powering our first commercial platform, Gigabit 1 (G1). It delivers a game-changing advance in broadband economics in both mainstream and underserved markets, using either licensed or unlicensed spectrum. G1 started production in mid 2021 and has now been installed by over 160 service providers globally. We’re headquartered in Milpitas, California, with additional research and development in Pune, India.

G1 has been developed by an incredibly talented and pioneering core technical team. We are looking for more world-class problem solvers who can carry on our tradition of customer obsession and ground-breaking innovation. We’re well funded, growing incredibly quickly, maintaining a superb results-focused culture while we’re at it, and all grooving on the positive difference we are making for people all over the planet. If you want to help make a real difference in this world, apply now!

Seniority level

• Seniority level

  Associate

Employment type

• Employment type

  Full-time

Job function

• Job function

  Engineering and Information Technology

• Industries

  Wireless Services, Telecommunications, and Communications Equipment Manufacturing

Referrals increase your chances of interviewing at Tarana Wireless by 2x

Get notified about new Senior Application Specific Integrated Circuit Design Engineer jobs in San Francisco Bay Area.

We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.