Senior Analog/Mixed-Signal IP Architect & SoC Lead

Microchip Technology Inc.

San Jose (CA)

On-site

USD 75,000 - 232,000

Full time

5 days ago
Be an early applicant
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Microchip Technology Inc. is seeking a Mixed-Signal IP Technical Lead/Architect to provide end-to-end technical leadership for analog/mixed-signal IPs across multiple SoC projects.

You will own IP licensing, integration, and silicon validation, working with cross-functional teams to ensure top-tier performance and compatibility. You will guide the architecture of high-speed SERDES, PLLs, and IOs, collaborating with silicon vendors and internal teams to deliver robust IPs for next-generation

Qualifications

  • 10+ years in analog/mixed-signal IP design, integration, and validation for SoC.
  • Strong understanding of SoC architecture and system-level integration challenges.
  • Expertise in PLLs, high-speed SERDES, PVT sensors, IOs and analog blocks.
  • Familiarity with EDA tools for design, simulation and verification.
  • Experience with PCIe, SAS, SATA and Ethernet is a plus.
  • Chiplet technologies experience is a plus.
  • Strong written and oral communication and leadership skills.

Responsibilities

  • Define and review mixed-signal IP interface specs, integration guidelines, and verification plans.
  • Lead evaluation, licensing of third-party and internal IPs for SoC projects.
  • Collaborate with silicon IP vendors to customize IP solutions and finalize SOW.
  • Architect and drive integration of mixed-signal IPs into SoC designs.
  • Review and sign off system-level clocking for electrical compliance.
  • Collaborate with design, verification, physical design, and test teams to resolve issues.
  • Maintain knowledge of industry trends and best practices in mixed-signal IP.
  • Oversee silicon validation, characterization, and debug post-fabrication.

Skills

Analog/mixed-signal expertise
SoC architecture understanding
PLL, SERDES, IOs experience
EDA tools familiarity
Problem solving
Leadership skills
Team collaboration
Ramp on new projects quickly

Education

Bachelor’s degree in electrical engineering
Master’s degree (preferred)

Tools

PCIe, SAS, SATA, Ethernet protocols
Industry-standard EDA tools

Job description

Microchip Technology Inc. is seeking a Mixed-Signal IP Technical Lead/Architect to provide end-to-end technical leadership for analog/mixed-signal IPs across multiple SoC projects.

You will own IP licensing, integration, and silicon validation, working with cross-functional teams to ensure top-tier performance and compatibility. You will guide the architecture of high-speed SERDES, PLLs, and IOs, collaborating with silicon vendors and internal teams to deliver robust IPs for next-generation

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Analog IP Architect & SoC Lead
Senior Analog IP Architect & SoC Lead

Microchip Technology Inc • Gresham (OR)

On-site
USD 75,000 - 232,000
Health benefits from day one
Retirement savings plans
ESPP with 2-year look-back
+2
Lead Analog IP Architect for SoC Integration
Lead Analog IP Architect for SoC Integration

Microchip Technology Inc • San Jose (CA)

On-site
USD 75,000 - 232,000
Senior Mixed-Signal IP Architect & Tech Lead
Senior Mixed-Signal IP Architect & Tech Lead

Microchip Technology Inc. • Gresham (OR)

On-site
USD 75,000 - 232,000
Health benefits
ESPP with 2-year look-back
Quarterly bonus
Senior Analog IP Architect & SoC Tech Lead
Senior Analog IP Architect & SoC Tech Lead

Microchip Technology Inc. • Chandler (AZ)

On-site
USD 75,000 - 232,000
Principal Engineer - Analog Design (IP Tech Lead)
Principal Engineer - Analog Design (IP Tech Lead)

Microchip Technology Inc • San Jose (CA)

On-site
USD 75,000 - 232,000
Principal Engineer - Analog Design (IP Tech Lead)
Principal Engineer - Analog Design (IP Tech Lead)

Microchip Technology Inc • Gresham (OR)

On-site
USD 75,000 - 232,000
Health benefits from day one
Retirement savings plans
ESPP with 2-year look-back
+2
Principal Engineer - Analog Design (IP Tech Lead)
Principal Engineer - Analog Design (IP Tech Lead)

Microchip Technology Inc. • San Jose (CA)

On-site
USD 75,000 - 232,000
Principal Engineer - Analog Design (IP Tech Lead)
Principal Engineer - Analog Design (IP Tech Lead)

Microchip Technology Inc. • Gresham (OR)

On-site
USD 75,000 - 232,000
Health benefits
ESPP with 2-year look-back
Quarterly bonus
Senior IC Analog Design Lead – High-Speed Mixed Signal
Senior IC Analog Design Lead – High-Speed Mixed Signal

Microchip Technology Inc. • Chandler (AZ)

On-site
USD 120,000 - 160,000
Senior IC Analog Design Architect – High-Speed
Senior IC Analog Design Architect – High-Speed

Anysilicon • Chandler (AZ), Northern (KY)

Hybrid
USD 180,000 - 240,000