Senior Mixed-Signal IP Architect & Tech Lead

Microchip Technology Inc.

Gresham (OR)

On-site

USD 75,000 - 232,000

Full time

5 days ago
Be an early applicant
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Benefits offered by this job

Health benefits
ESPP with 2-year look-back
Quarterly bonus

Job summary

Microchip Technology Inc. in the United States is seeking a Mixed-Signal IP Technical Lead/Architect to provide end-to-end technical leadership for mixed-signal IPs across advanced SoC projects.

You will focus on building blocks like high-speed SERDES, PLLs, and PVT sensors, collaborating with cross-functional teams to ensure successful IP delivery and integration into complex designs. The role requires extensive analog/mixed-signal IP experience, strong communication skills, and the ability to

Qualifications

  • Bachelor’s degree in EE with 10+ years in analog/mixed-signal IP design and validation.
  • Strong knowledge of SoC architecture and system-level integration.
  • Experience with PLLs, high-speed SERDES, IOs, PVT sensors.
  • Familiarity with PCIe/SAS/SATA/Ethernet; Chiplet experience a plus.
  • Excellent communication and leadership skills; able to ramp quickly.

Responsibilities

  • Define and review mixed-signal IP interface specifications, integration guidelines, and verification plans.
  • Lead the evaluation, selection, and licensing of IPs for SoC projects.
  • Collaborate with silicon IP vendors to customize IP solutions and finalize SOW.
  • Architect and drive the integration of mixed-signal IPs into SoC designs, ensuring optimal performance and compatibility.
  • Review and sign off system level clocking needs to meet electrical compliance.
  • Collaborate with design, verification, physical design, and test engineering teams to resolve issues.
  • Maintain up-to-date knowledge of industry trends, standards, and best practices in mixed-signal IP development and integration.
  • Oversee and participate in silicon validation, characterization, and debug of mixed-signal IPs post-fabrication.

Skills

Analog/mixed-signal IP design
SoC integration
PLL
High-speed SERDES
PVT sensors
IOs
PCIe/SAS/SATA/Ethernet
Chiplet
Leadership
Communication
Teamwork

Education

Bachelor’s degree in Electrical Engineering
Master’s degree in Electrical Engineering

Tools

EDA tools

Job description

Microchip Technology Inc. in the United States is seeking a Mixed-Signal IP Technical Lead/Architect to provide end-to-end technical leadership for mixed-signal IPs across advanced SoC projects.

You will focus on building blocks like high-speed SERDES, PLLs, and PVT sensors, collaborating with cross-functional teams to ensure successful IP delivery and integration into complex designs. The role requires extensive analog/mixed-signal IP experience, strong communication skills, and the ability to

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Analog/Mixed-Signal IP Architect & SoC Lead
Senior Analog/Mixed-Signal IP Architect & SoC Lead

Microchip Technology Inc. • San Jose (CA)

On-site
USD 75,000 - 232,000
Senior Analog IP Architect & SoC Lead
Senior Analog IP Architect & SoC Lead

Microchip Technology Inc • Gresham (OR)

On-site
USD 75,000 - 232,000
Health benefits from day one
Retirement savings plans
ESPP with 2-year look-back
+2
Lead Analog IP Architect for SoC Integration
Lead Analog IP Architect for SoC Integration

Microchip Technology Inc • San Jose (CA)

On-site
USD 75,000 - 232,000
Senior Analog IP Architect & SoC Tech Lead
Senior Analog IP Architect & SoC Tech Lead

Microchip Technology Inc. • Chandler (AZ)

On-site
USD 75,000 - 232,000
Principal Engineer - Analog Design (IP Tech Lead)
Principal Engineer - Analog Design (IP Tech Lead)

Microchip Technology Inc • San Jose (CA)

On-site
USD 75,000 - 232,000
Principal Engineer - Analog Design (IP Tech Lead)
Principal Engineer - Analog Design (IP Tech Lead)

Microchip Technology Inc • Gresham (OR)

On-site
USD 75,000 - 232,000
Health benefits from day one
Retirement savings plans
ESPP with 2-year look-back
+2
Principal Engineer - Analog Design (IP Tech Lead)
Principal Engineer - Analog Design (IP Tech Lead)

Microchip Technology Inc. • Gresham (OR)

On-site
USD 75,000 - 232,000
Health benefits
ESPP with 2-year look-back
Quarterly bonus
Principal Engineer - Analog Design (IP Tech Lead)
Principal Engineer - Analog Design (IP Tech Lead)

Microchip Technology Inc. • San Jose (CA)

On-site
USD 75,000 - 232,000
Senior IC Analog Design Lead – High-Speed Mixed Signal
Senior IC Analog Design Lead – High-Speed Mixed Signal

Microchip Technology Inc. • Chandler (AZ)

On-site
USD 120,000 - 160,000
Senior Mixed-Signal Design Engineer & Technical Lead
Senior Mixed-Signal Design Engineer & Technical Lead

Analog Devices, Inc. • Wilmington (MA)

On-site
USD 157,000 - 227,000